TSB43AB23PDT

Mfr. #:: TSB43AB23PDT
Description:: 1394 Interface IC OHCI 1.1 1394a Link Layer Cntrlr Intgrt
Lifecycle:: New from this manufacturer.
Datasheet:: TSB43AB23PDT Datasheet
Delivery:: DHL FedEx Ups TNT EMS
Payment:: T/T Paypal Visa MoneyGram Western Union
ECAD Model:
More Information:: TSB43AB23PDT more Information TSB43AB23PDT Product Details

Product Attribute
Attribute Value

Manufacturer:: Texas Instruments

Product Category:: 1394 Interface IC

RoHS:: Y

Mounting Style:: SMD/SMT

Package / Case:: TQFP-128

Series:: TSB43AB23

Product:: IEEE 1394a

Type:: OHCI Lynx Controller

Data Rate:: 400 Mb/s

Minimum Operating Temperature:: 0 C

Maximum Operating Temperature:: + 70 C

Packaging:: Tray

Description/Function:: OHCI 1.1, 1394A LINK LAYER CONTROLLER INTEGRATED WITH A 1394A, 400MBPS, 3-PORT PHYSICAL LAYER (PHY)

Brand:: Texas Instruments

Moisture Sensitive:: Yes

Product Type:: 1394 Interface IC

Protocol Supported:: 1394

Factory Pack Quantity:: 90

Subcategory:: Interface ICs

Unit Weight:: 0.017760 oz

Tags: TSB43AB23P, TSB43AB23, TSB43AB2, TSB43AB, TSB43A, TSB43, TSB4, TSB

Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: info@omo-ic.com

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes

TSB43AB23PDT Description

***ical: IEEE 1394a-2000 OHCI PHY/LINK Layer Controller Serial Interface 128-Pin TQFP Tray

***as Instruments: OHCI 1.1, 1394a link layer controller with integrated IEEE 1394a, 400-Mbps, 3-port PHY 128-TQFP 0 to 70

*** Electronics: TSB43AB23PDT OHCI PHY/Lin k Layer Controller 128-Pi n TQFP RoHS

***S: IEEE 1394A-2000 OHCI PHY /LINK LAYER CTRLR 3.3V TQFP128

***ser: IEEE1394 (Firewire) OHCI 1.1, 1394a Link Layer Cntrlr Intgrt

***ark: PHY/LINK LAYER CONTROLLER, 400MBPS TQFP128

***eco: IEEE-1394.A 400MBPS 3-PORT LINK-PHY INT

***i-Key Marketplace: TSB43AB23 OHCI 1.1, 1394A LINK L

***ment14 APAC: IC, IEEE-1394 CONTROLLER 128-TQFP; Device Type:PHY / Link Layer Controller; Data Rate:400Mbps; Supply Current:158mA; Supply Voltage Range:3V to 3.6V; Driver Case Style:TQFP; No. of Pins:128; Operating Temperature Range:0°C to +70°C; SVHC:No SVHC (20-Jun-2011); Base Number:43; Package / Case:TQFP; Supply Voltage Max:3.6V; Supply Voltage Min:3V; Termination Type:SMD; Transceiver Type:Differential Line

***AS INSTR: The Texas Instruments TSB43AB23 device is an integrated 1394a-2000 OHCI PHY/link-layer controller (LLC) device that is fully compliant with the PCI Local Bus Specification, the PCI Bus Power Management Interface Specification (Revision 1.1), IEEE Std 1394-1995, IEEE Std 1394a-2000, and the 1394 Open Host Controller Interface Specification (Release 1.1). It is capable of transferring data between the 33-MHz PCI bus and the 1394 bus at 100M bits/s, 200M bits/s, and 400M bits/s. The TSB43AB23 device provides three 1394 ports that have separate cable bias (TPBIAS). The TSB43AB23 device also supports the IEEE Std 1394a-2000 power-down features for battery-operated applications and arbitration enhancements.

***INS: As required by the 1394 Open Host Controller Interface Specification (OHCI) and IEEE Std 1394a-2000, internal control registers are memory-mapped and nonprefetchable. The PCI configuration header is accessed through configuration cycles specified by PCI, and it provides plug-and-play (PnP) compatibility. Furthermore, the TSB43AB23 device is compliant with the PCI Bus Power Management Interface Specification as specified by the PC 2001 Design Guide requirements. The TSB43AB23 device supports the D0, D1, D2, and D3 power states.

***AS INSTR: The TSB43AB23 design provides PCI bus master bursting, and it is capable of transferring a cacheline of data at 132M bytes/s after connection to the memory controller. Because PCI latency can be large, deep FIFOs are provided to buffer the 1394 data.

***AS INSRUMENTS: The TSB43AB23 device provides physical write posting buffers and a highly-tuned physical data path for SBP-2 performance. The TSB43AB23 device also provides multiple isochronous contexts, multiple cacheline burst transfers, and advanced internal arbitration.

***as Instruments (TI): An advanced CMOS process achieves low power consumption and allows the TSB43AB23 device to operate at PCI clock rates up to 33 MHz.

***NS: The TSB43AB23 PHY-layer provides the digital and analog transceiver functions needed to implement a three-port node in a cable-based 1394 network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission.

***AS INST: The TSB43AB23 PHY-layer requires only an external 24.576-MHz crystal as a reference for the cable ports. An external clock may be provided instead of a crystal. An internal oscillator drives an internal phase-locked loop (PLL), which generates the required 393.216-MHz reference signal. This reference signal is internally divided to provide the clock signals that control transmission of the outbound encoded strobe and data information. A 49.152-MHz clock signal is supplied to the integrated LLC for synchronization and is used for resynchronization of the received data.

***as Instruments (TI): Data bits to be transmitted through the cable ports are received from the integrated LLC and are latched internally in synchronization with the 49.152-MHz system clock. These bits are combined serially, encoded, and transmitted at 98.304M, 196.608M, or 393.216M bits/s (referred to as S100, S200, or S400 speeds, respectively) as the outbound data-strobe information stream. During transmission, the encoded data information is transmitted differentially on the twisted-pair B (TPB) cable pair(s), and the encoded strobe information is transmitted differentially on the twisted-pair A (TPA) cable pair(s).

***ASIN: During packet reception, the TPA and TPB transmitters of the receiving cable port are disabled, and the receivers for that port are enabled. The encoded data information is received on the TPA cable pair, and the encoded strobe information is received on the TPB cable pair. The received data-strobe information is decoded to recover the receive clock signal and the serial data bits. The serial data bits are resynchronized to the local 49.152-MHz system clock and sent to the integrated LLC. The received data is also transmitted (repeated) on the other active (connected) cable ports.

***AS INSTUMENTS: Both the TPA and TPB cable interfaces incorporate differential comparators to monitor the line states during initialization and arbitration. The outputs of these comparators are used by the internal logic to determine the arbitration status. The TPA channel monitors the incoming cable common-mode voltage. The value of this common-mode voltage is used during arbitration to set the speed of the next packet transmission. In addition, the TPB channel monitors the incoming cable common-mode voltage on the TPB pair for the presence of the remotely supplied twisted-pair bias voltage.

***OMO Electronic: The TSB43AB23 device provides a 1.86-V nominal bias voltage at the TPBIAS terminal for port termination. The PHY layer contains two independent TPBIAS circuits. This bias voltage, when seen through a cable by a remote receiver, indicates the presence of an active connection. This bias voltage source must be stabilized by an external filter capacitor of 1.0 µF.

***OMO Electronic: The line drivers in the TSB43AB23 device operate in a high-impedance current mode and are designed to work with external 112- cable impedance. One network is provided at each end of a twisted-pair cable. Each network is composed of a pair of series-connected 56- resistors. The midpoint of the pair of resistors that is directly connected to the TPA terminals is connected to its corresponding TPBIAS voltage terminal. The midpoint of the pair of resistors that is directly connected to the TPB terminals is coupled to ground through a parallel R-C network with recommended values of 5 k and 220 pF. The values of the external line-termination resistors are designed to meet the standard specifications when connected in parallel with the internal receiver circuits. An external resistor connected between the R0 and R1 terminals sets the driver output current and other internal operating currents. This current-setting resistor has a value of 6.34 k ±1%.

***AS INSRUMENTS: When the power supply of the TSB43AB23 device is off and the twisted-pair cables are connected, the TSB43AB23 transmitter and receiver circuitry present a high impedance to the cable and do not load the TPBIAS voltage at the other end of the cable.

***AS INSTRUMENT: When the device is in a low-power state (for example, D2 or D3) the TSB43AB23 device automatically enters a low-power mode if all ports are inactive (disconnected, disabled, or suspended). In this low-power mode, the TSB43AB23 device disables its internal clock generators and also disables various voltage and current reference circuits, depending on the state of the ports (some reference circuitry must remain active in order to detect new cable connections, disconnections, or incoming TPBIAS, for example). The lowest power consumption (the ultralow-power sleep mode) is attained when all ports are either disconnected or disabled with the port interrupt enable bit cleared.

***AS INSTRUM: The TSB43AB23 device exits the low-power mode when bit 19 (LPS) in the host controller control register at OHCI offset 50h/54h (see Section 4.16, Host Controller Control Register) is set to 1 or when a port event occurs which requires that the TSB43AB23 device to become active in order to respond to the event or to notify the LLC of the event (for example, incoming bias is detected on a suspended port, a disconnection is detected on a suspended port, or a new connection is detected on a nondisabled port). When the TSB43AB23 device is in the low-power mode, the internal 49.153-MHz clock becomes active (and the integrated PHY layer becomes operative) within 2 ms after bit 19 (LPS) in the host controller control register at OHCI offset 50h/54h (see Section 4.16, Host Controller Control Register) is set to 1.

***INS: The TSB43AB23 device supports hardware enhancements to better support digital video (DV) and MPEG data stream reception and transmission. These enhancements are enabled through the isochronous receive digital video enhancements register at OHCI offset A88h (see Chapter 5, TI Extension Registers). The enhancements include automatic timestamp insertion for transmitted DV and MPEG-formatted streams and common isochronous packet (CIP) header stripping for received DV streams.

***AS USD: The CIP format is defined by the IEC 61883-1:1998 specification. The enhancements to the isochronous data contexts are implemented as hardware support for the synchronization timestamp for both DV and MPEG CIP formats. The TSB43AB23 device supports modification of the synchronization timestamp field to ensure that the value inserted via software is not stale—that is, the value is less than the current cycle timer when the packet is transmitted.

Market price

Part #	Description	Stock	Price
TSB43AB23PDT DISTI # V39:1801_07427019	IEEE 1394a-2000 OHCI PHY/LINK Layer Controller 128-Pin TQFP Tray RoHS: Compliant	89	18000:$4.7900 9000:$4.8030 90:$5.3360
STSB43AB23PDT DISTI # STSB43AB23PDT-ND	IC PHY/LINK LAYER CTRLR 128-TQFP RoHS: Compliant Min Qty: 90 Container: Tube	Limited Supply - Call
TSB43AB23PDT DISTI # 296-12408-ND	IC IEEE-1394 CONTROLLER 128-TQFP RoHS: Compliant Min Qty: 90 Container: Tray	Temporarily Out of Stock	90:$8.7350
TSB43AB23PDTG4 DISTI # 296-18073-ND	IC IEEE-1394 CONTROLLER 128-TQFP RoHS: Compliant Min Qty: 90 Container: Tray	Temporarily Out of Stock	90:$8.7350
TSB43AB23PDT DISTI # 25734299	IEEE 1394a-2000 OHCI PHY/LINK Layer Controller 128-Pin TQFP Tray RoHS: Compliant	89	89:$5.3360
TSB43AB23PDT DISTI # TSB43AB23PDT	OHCI PHY/Link Layer Controller 128-Pin TQFP Tray - Trays (Alt: TSB43AB23PDT) RoHS: Compliant Min Qty: 1 Container: Tray	Americas - 101	1:$7.4900 10:$6.2900 25:$5.4900 50:$5.4900 100:$5.4900 500:$5.4900 1000:$5.3900
TSB43AB23PDT DISTI # TSB43AB23PDT	OHCI PHY/Link Layer Controller 128-Pin TQFP Tray (Alt: TSB43AB23PDT) RoHS: Compliant Min Qty: 1 Container: Tray	Europe - 0	1:€7.0900 10:€6.6900 25:€6.2900 50:€5.8900 100:€5.5900 500:€5.2900 1000:€5.0900
TSB43AB23PDTG4 DISTI # TSB43AB23PDTG4	OHCI PHY/Link Layer Controller 128-Pin TQFP Tray - Trays (Alt: TSB43AB23PDTG4) RoHS: Compliant Min Qty: 90 Container: Tray	Americas - 0	90:$7.0900 180:$6.8900 360:$6.5900 540:$6.4900 900:$6.2900
TSB43AB23PDTG4 DISTI # TSB43AB23PDTG4	OHCI PHY/Link Layer Controller 128-Pin TQFP Tray (Alt: TSB43AB23PDTG4) RoHS: Compliant Min Qty: 1 Container: Tray	Europe - 0	1:€7.0900 10:€6.6900 25:€6.2900 50:€5.8900 100:€5.5900 500:€5.2900 1000:€5.0900
TSB43AB23PDT DISTI # 595-TSB43AB23PDT	1394 Interface IC OHCI 1.1 1394a Link Layer Cntrlr Intgrt RoHS: Compliant	33	1:$10.1400 10:$9.1700 25:$8.4800 100:$7.5900 250:$7.2100 500:$6.6100 1000:$5.7600
TSB43AB23PDTG4 DISTI # 595-TSB43AB23PDTG4	1394 Interface IC OHCI 1.1 1394a Link Layer Cntrlr Intgrt RoHS: Compliant	18	1:$10.1400 10:$9.1700 25:$8.4800 100:$7.5900 250:$7.2100 500:$6.6100 1000:$5.7600
STSB43AB23PDT DISTI # 595-STSB43AB23PDT	1394 Interface IC OHCI 1.1 1394a Link Layer Controller RoHS: Compliant	0
TSB43AB23PDT	Serial I/O Controller, 1 Channel(s), 50MBps, CMOS, PQFP128 RoHS: Compliant	66852	1000:$6.2800 500:$6.6100 100:$6.8800 25:$7.1800 1:$7.7300
TSB43AB23PDTG4	Serial I/O Controller, 1 Channel(s), 50MBps, CMOS, PQFP128 RoHS: Compliant	4833	1000:$6.2800 500:$6.6100 100:$6.8800 25:$7.1800 1:$7.7300
TSB43AB23PDTG4	INSTOCK	1675

Image	Part #	Description
	Mfr.#: TSB43AB22APDTG4 OMO.#: OMO-TSB43AB22APDTG4	1394 Interface IC OHCI 1.1 1394a Link Layer Cntrlr Intgrt
	Mfr.#: TSB43AB22APDT OMO.#: OMO-TSB43AB22APDT	1394 Interface IC OHCI 1.1 1394a Link Layer Cntrlr Intgrt
	Mfr.#: TSB43AB21APDTG4 OMO.#: OMO-TSB43AB21APDTG4-TEXAS-INSTRUMENTS	IC PHY/LINK LAYER CTRLR 128-TQFP
	Mfr.#: TSB43AB21/TS43AB22 OMO.#: OMO-TSB43AB21-TS43AB22-1190	New and Original
	Mfr.#: TSB43AB22A OMO.#: OMO-TSB43AB22A-1190	New and Original
	Mfr.#: TSB43AB23PFT OMO.#: OMO-TSB43AB23PFT-1190	New and Original
	Mfr.#: TSB43AB23PGEG4 OMO.#: OMO-TSB43AB23PGEG4-1190	1394 Interface IC OHCI 1.1 1394a Link Layer Cntrlr Intgrt
	Mfr.#: TSB43AB22PDT OMO.#: OMO-TSB43AB22PDT-TEXAS-INSTRUMENTS	1394 Interface IC OHCI 1.1 1394a Link Layer Cntrl
	Mfr.#: TSB43AB23IPDTEP OMO.#: OMO-TSB43AB23IPDTEP-TEXAS-INSTRUMENTS	1394 Interface IC Mil Enh OHCI PHY/ Link Layer Cntrl
	Mfr.#: TSB43AB21AIPDTEP OMO.#: OMO-TSB43AB21AIPDTEP-TEXAS-INSTRUMENTS	1394 Interface IC Mil Enh Int OCHI pHY Link-Layer Cntrl

TSB43AB23PDT

Step1:Vacuum Packaging with PL

Step2:Anti-Static Bag

Step3:Packaging Boxes

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes