
IDT
TM
Programmable Timing Control Hub
TM
for P4
TM
460J—01/25/10
ICS950201
Programmable Timing Control Hub
TM
for P4
TM
11
All 3V66 clocks are to be in pphase with each other. In the case where 3V66_1 is configured as 48MHz VCH clock, there is no
defined phase relationship between 3V66_1/VCH and other 3V66 clocks. The PCI group should lag 3V66 by the standard
skew described below as Tpci.
Un-Buffered Mode 3V66 & PCI Phase Relationship
3V66 (1:0)
3V66 (4:2)
3V66_5
PCICLK_F (2:0) PCICLK (6:0)
Tpci
Group Skews at Common Transition Edges: (Un-Buffered Mode)
GROUP SYMBOL CONDITIONS MIN TYP MAX UNITS
3V66 3V66 3V66 pin to pin skew 0 500 ps
PCI PCI PCI_F and PCI pin to pin skew 0 500 ps
3V66 to PCI S
3V66-PCI
3V66 leads 33MHz PCI 1.5 3.5 ns
1
Guaranteed by design, not 100% tested in production.
PD# Functionality
#POTS_UPCTUPCCUPC66V3TUO_zHM66
F_KLCICP
KLCICP
KLCICP
TOD/BSU
zHM84
1lamroNlamroNzHM66NI_zHM66NI_zHM66NI_zHM66zHM84
0tlu
M*feritaolFwoLwoLwoLwoLwoL