CY7B951-SXIT

CY7B951
Document Number: 38-02010 Rev. *A Page 4 of 10
Carrier Detect (CD) and Link Fault Indicator (LFI
)
Functions
The Link Fault Indicator (LFI
) output is a TTL-level output that
indicates the status of the receiver. This output can be used by
an external controller for Loss of Signal (LOS), Loss of Frame
(LOF), or Out of Frame (OOF) indications. LFI
is controlled by
the Carrier Detect input, the internal Transitions Detector, and
the PLL Out of Lock (OOL) circuitry.
The CD input may be driven by external circuitry that is
monitoring the incoming data stream. Optical modules have
CD outputs that indicate the presence of light on the optical
fiber and some copper based systems use external threshold
detection circuitry to monitor the incoming data stream. The
CD input is a 100K PECL compatible signal that should be held
HIGH when the incoming data stream is valid. When CD is
pulled to a PECL LOW (<
2.5V Max.), the LFI output will
transition LOW and the Receiver PLL will align itself with the
REFCLK8 frequency and the recovered data outputs (RSER)
will remain LOW regardless of the signal level on the Receive
data stream inputs (RIN).
In addition, the CY7B951 has a built-in transitions detector that
also checks the quality of the incoming data stream. The
absence of data transition can be caused by a broken trans-
mission media, a broken transmitter, or a problem with the
transmit or receive media coupling. The CY7B951 will detect
a quiet link by counting the number of bit times that have
passed without a data transition. A bit time is defined as the
period of RCLK±. When 512 bit times have passed without a
data transition on RIN±, LFI
will transition LOW. The receiver
will assume that the serial data stream is invalid and, instead
of allowing the RCLK± frequency to wander in the absence of
data, the PLL will lock to the REFCLK*8 frequency. This will
ensure that RCLK± is as close to the correct link operating
frequency as the REFCLK accuracy. LFI
will be driven HIGH
again and the receiver will recover clock and data from the
incoming data stream when the transition detection circuitry
determines that at least 64 transitions have been detected
within 512 bit-times.
The Transition Detector can be turned off by pulling the CD
input to a TTL LOW (<
0.8V). When CD is pulled to a TTL LOW
the LFI
will only be driven LOW if the incoming data stream
frequency is not within 1000 ppm of the REFCLKX8 frequency.
LFI
LOW in this case will only indicate that the Receiver PLL
is Out of Lock (OOL). When this pin is left unconnected, an
internal pull-down resistor will pull this input to Ground.
Loopback Testing
The TTL level LOOP
pin is used to perform loopback testing.
When LOOP
is asserted (held LOW) the Transmitter serial
input (TSER±) is used by the Receiver PLL for clock and data
recovery. This allows in-system testing to be performed on the
entire device except for the differential Transmit drivers
(TOUT±) and the differential Receiver inputs (RIN±). For
example, an ATM controller can present ATM cells to the input
of the ATM cell processor and check to see that these same
cells are received. When the LOOP
input is deasserted (held
HIGH the Receive PLL is once again connected to the
Receiver serial inputs (RIN±).
The LOOP
feature can also be used in applications where
clock and data recovery are to be performed from either of two
data streams. In these systems the LOOP
pin is used to select
whether the TSER± or the RIN± inputs are used by the
Receive PLL for clock and data recovery.
Power Down Modes
There are several power down features on the CY7B951. Any
of the differential output drivers can be powered down by either
tying both outputs to V
CC
or by simply leaving them uncon-
nected where internal pull-up resistors will force these outputs
to V
CC
. This will save approximately 4 mA per output pair in
addition to the associated output current. If the TOUT± or
ROUT± outputs are tied to V
CC
or left unconnected, the
Transmit buffer or Receive buffer path respectively will be
turned off. If the TCLK± outputs are tied to V
CC
or left uncon-
nected, the entire Transmit PLL will be powered down.
By leaving both the RCLK± and RSER± outputs unconnected
or tied to V
CC
, the entire Receive PLL is turned off. Even
though the Receive PLL may be turned off, the Link Fault
Indicator (LFI) will still reflect the state of the Carrier Detect
(CD) input. This feature can be used for aggressive power
management.
Applications
The CY7B951 can be used in Local Area Network ATM appli-
cations. The operating frequency of the CY7B951 is centered
around the SONET/SDH STS-1 rate of 51.84 MHz and the
SONET/SDH STS-3/STM-1 rate of 155.52 MHz. This device
can also be used in data mover and Local Area Network (LAN)
applications that operate at these frequencies.
The CY7B951 can provide clock and data recovery as well as
output buffering for physical layer protocol engines such as the
SONET/SDH and ATM processing application shown in
Figure 1 and Figure 2.
Figure 1 shows the CY7B951 in an ATM system that uses the
PMC-Sierra PM5345 SUNI, or the IgT WAC-013, or the
Brooktree BT8222 device. Assuming that PM5345 SUNI is
used, the CY7B951 will recover clock and data from the input
serial data stream and pass it to the PM5345 SUNI. The SUNI
device will perform serial to parallel conversion, SONET/SDH
overhead processing and ATM cell processing and then pass
ATM cells to an ATM packet reassembly engine. On the
Transmit side, a segmentation engine will divide long packets
of data such as Ethernet packets into 53 byte cells and pass
them to the SUNI. The SUNI device will then perform ATM cell
processing, such as header generation, SONET/SDH
overhead processing and parallel to serial conversion. This
serial data will then be passed to the CY7B951 which will
buffer this data stream and pass it along to the transmission
media.
The CY7B951 provides the necessary clock and data recovery
function to the PM5345. These differential PECL clock and
data signals interface directly with the RXD± and RXC± inputs
of the SUNI device as shown in Figure 2. In addition, the
CY7B951 provides transmit data output buffering for direct
drive of cable transmission media. Lastly, the CY7B951
provides a bit rate reference clock to the SUNI transmitter by
multiplying a local clock by eight allowing an inexpensive
crystal oscillator to be used for the local reference.
CY7B951
Document Number: 38-02010 Rev. *A Page 5 of 10
Figure 2. CY7B951 to PMC-Sierra PM5345 SUNI Connection Diagram
Maximum Ratings
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Storage Temperature ...................................... 65°C to +150°C
Ambient Temperature with
Power Applied................................................. 55°C to +125°C
Supply Voltage to Ground Potential .................−0.5V to +7.0V
DC Input Voltage .................................................0.5V to +7.0V
Output Current into TTL Outputs (LOW)......................30 mA
Output Current into ECL Outputs (HIGH).....................50 mA
Static Discharge Voltage............................................ >2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current..................................................... >200 mA
Operating Range
Range
Ambient
Temperature
[1]
V
CC
Commercial 0°C to 70°C 5V ± 10%
Industrial –40°C to +85°C 5V ± 10%
Notes
1. T
A
is the “instant on” case temperature.
2. Tested one output at a time, output shorted for less than one second, less than 10% duty cycle.
3. Input currents are always positive at all voltages above V
CC
/2.
Electrical Characteristics Over the Operating Range
Parameter Description Test Condition Min. Max. Unit
TTL Compatible Input Pins (LOOP, REFCLK+, REFCLK–)
V
IHT
Input HIGH Voltage 2.0 V
CC
V
V
ILT
Input LOW Voltage –0.5 0.8 V
I
IHT
Input HIGH Current REFCLK V
IN
= V
CC
+0.5 +200 µA
LOOP V
IN
= V
CC
–10 +10 µA
I
ILT
Input LOW Current REFCLK V
IN
= 0.0V –50 +50 µA
LOOP V
IN
= 0.0V –500 µA
TTL Compatible Output Pins (LFI)
V
OHT
Output HIGH Voltage I
OH
= –2 mA 2.4 v
V
OLT
Output LOW Voltage I
OL
= 4 mA 0.45 V
I
OST
Output Short Circuit Current V
OUT
= 0V
[2]
–15 –90 mA
ECL Compatible Input Pins (REFCLK ± CD, TSER±, RIN±)
I
IHE
ECL Input HIGH Current REFCLK/CD V
IN
= V
IHE(MAX)
+250 µA
TSER/RIN V
IN
= V
IHE(MAX)
+750 µA
I
ILE
[3]
ECL Input LOW Current REFCLK/CD V
IN
= V
ILE(MAX)
+0.5 µA
TSER/RIN V
IN
= V
ILE(MAX)
–200 µA
CY7B951
Document Number: 38-02010 Rev. *A Page 6 of 10
V
IDIFF
Input Differential Voltage TSER/RIN 50 1200 mV
REFCLK 100 1200 mV
V
IHE
Input High Voltage TSER/RIN V
CC
V
REFCLK 3.0 V
CC
V
CD V
CC
– 1.165 V
CC
V
V
ILE
Input LOW Voltage TSER/RIN 2.0 V
REFCLK 2.5 V
CD (ECL) 2.5 V
CC
– 1.475 V
CD (Disable) –0.5 0.8 V
ECL Compatible Output Pins (ROUT±, RCLK±, RSER±, TOUT±, TCLK±)
V
OHE
ECL Output HIGH Voltage Commercial V
CC
– 1.03 V
CC
– 0.83 V
Industrial
[4]
V
CC
– 1.08 V
CC
– 0.83 V
V
OLE
ECL Output LOW Voltage T > 0°C V
CC
– 1.86 V
CC
– 1.62 V
V
ODIFF
Output Differential Voltage 0.6 V
Three-Level Input Pins (MODE)
V
IHH
Three-Level Input HIGH V
CC
– 0.75 V
CC
V
V
IMM
Three-Level Input MID V
CC
/2 – 0.5 V
CC
/2 + 0.5 V
V
ILL
Three-Level Input LOW 0.0 0.75 V
Operating Current
[5]
I
CCS
Static Operating Current 30 mA
I
CCR
Receiver Operating Current 50 mA
I
CCT
Transmitter Operating Current 13 mA
I
CCE
ECL Pair Operating Current 7.0 mA
I
CC5
Additional Current 51.84 MHz 7.0 mA
I
CCO
Additional Current LFI = LOW 3 mA
Electrical Characteristics Over the Operating Range (continued)
Parameter Description Test Condition Min. Max. Unit
Notes
4. Specified only for temperatures below 0°C.
5. Total Receiver operating current (assuming that the Transmitter is not activated) can be found by adding I
CCS
+ I
CCR
+ x * I
CCE
; where x is 2 if the ROUT± outputs
are not activated and 3 if they are activated.
Total Transmitter operating current (assuming that the Receiver is not activated) can be found by adding I
CCS
+ I
CCT
+ x * I
CCE
; where x is 1 if the TOUT± outputs
are not activated and 2 if they are activated.
Total device power (assuming that the Transmitter and the Receiver are activated) can be found by adding I
CCS
+ I
CCR
+ I
CCT
+ x * I
CCE
; where x represents
the number of ECL output pairs activated.
6. Tested initially and after any design or process changes that may affect these parameters.
Capacitance
[6]
Parameter Description Test Conditions Max. Unit
C
IN
Input Capacitance T
A
= 25°C, f
0
= 1 MHz, V
CC
= 5.0V 10 pF

CY7B951-SXIT

Mfr. #:
Manufacturer:
Cypress Semiconductor
Description:
IC TXRX LAN ATM 5V 24-SOIC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet