TC682
DS21453D-page 4 2002-2012 Microchip Technology Inc.
3.0 DETAILED DESCRIPTION
FIGURE 3-1: TC682 Test Circuit
3.1 Phase 1
V
SS
charge storage – before this phase of the clock
cycle, capacitor C
1
is already charged to +5V. C
1
+
is
then switched to ground and the charge in C
1
–
is
transferred to C
2
–
. Since C
2
+
is at +5V, the voltage
potential across capacitor C
2
is now -10V.
FIGURE 3-2: Charge Pump – Phase 1
3.2 Phase 2
V
SS
transfer – phase two of the clock connects the neg-
ative terminal of C
2
to the negative side of reservoir
capacitor C
3
and the positive terminal of C
2
to ground,
transferring the generated -10V to C
3
. Simultaneously,
the positive side of capacitor C
1
is switched to +5V and
the negative side is connected to ground. C
2
is then
switched to V
CC
and GND and Phase 1 begins again.
FIGURE 3-3: Charge Pump – Phase 2
3.3 Maximum Operating Limits
The TC682 has on-chip Zener diodes that clamp V
IN
to approximately 5.8V, and V
OUT
to -11.6V. Never
exceed the maximum supply voltage or excessive
current will be shunted by these diodes, potentially
damaging the chip. The TC682 will operate over the
entire operating temperature range with an input
voltage of 2V to 5.5V.
3.4 Efficiency Considerations
Theoretically a charge pump voltage multiplier can
approach 100% efficiency under the following
conditions:
• The charge pump switches have virtually no offset
and are extremely low on resistance.
• Minimal power is consumed by the drive circuitry.
• The impedances of the reservoir and pump
capacitors are negligible.
For the TC682, efficiency is as shown below:
Voltage Efficiency = V
OUT
/ (-2V
IN
)
V
OUT
= -2V
IN
+ V
DROP
V
DROP
= (I
OUT
) (R
OUT
)
Power Loss = I
OUT
(V
DROP
)
There will be a substantial voltage difference between
V
OUT
and -2V
IN
if the impedances of the pump capaci-
tors C
1
and C
2
are high with respect to their respective
output loads.
Larger values of reservoir capacitor C
3
will reduce
output ripple. Larger values of both pump and reservoir
capacitors improve the efficiency. See Section 4.2
“Capacitor Selection” “Capacitor Selection”.
(+5V)
6
7
1
2
3
5
4
R
L
GND
+
–
+
–
+
GND
V
IN
All Caps = 3.3 μF
TC682
V
OUT
C
1
+
V
IN
C
2
+
C
1
–
C
2
–
C
OUT
V
–
OUT
C
1
C
2
–
V
IN
= +5V
V
OUT
-5V
SW4
SW1
SW2
SW3
C
2
C
3
C
1
+
–
+
+
–
–
+5V
V
OUT
-10V
SW4SW2
SW1 SW3
C
2
C
3
C
1
+
–
+
+
–
–