AD7392/AD7393
Rev. C | Page 7 of 20
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
01121-006
AD7392
TOP VIEW
(Not to Scale)
V
DD
1
V
REF
20
SHDN
2
V
OUT
19
CS
3
AGND
18
RS
4
DGND
17
D0
5
D11
16
D1
6
D10
15
D2
7
D9
14
D3
8
D8
13
D4
9
D7
12
D5
10
D6
11
01121-007
AD7393
TOP VIEW
(Not to Scale)
NC = NO CONNECT
V
DD
1
V
REF
20
SHDN
2
V
OUT
19
CS
3
AGND
18
RS 4 DGND17
NC 5 D916
NC 6 D815
D0 7 D714
D1 8 D613
D2 9 D512
D3
10
D4
11
Figure 3. AD7392 Pin Configuration Figure 4. AD7393 Pin Configuration
Table 4. AD7392 Pin Function Descriptions
Pin No. Mnemonic Description
1 V
DD
Positive Power Supply Input. The specified range of operation is 2.7 V to 5.5 V.
2
SHDN Power Shutdown Active Low Input. DAC register contents are saved as long as power stays on the V
DD
pin. When
SHDN = 0, CS strobes write new data into the DAC register.
3
CS
Chip Select Latch Enable, Active Low.
4
RS
Asynchronous Active Low Input. Resets the DAC register to 0.
5 to 16 D0 to D11 Parallel Input Data Bits. D11 is the MSB; D0 is the LSB.
17 DGND Digital Ground.
18 AGND Analog Ground.
19 V
OUT
DAC Voltage Output.
20 V
REF
DAC Reference Input. Establishes the DAC full-scale voltage.
Table 5. AD7393 Pin Function Descriptions
Pin No. Mnemonic Description
1 V
DD
Positive Power Supply Input. The specified range of operation is 2.7 V to 5.5 V.
2
SHDN Power Shutdown Active Low Input. DAC register contents are saved as long as power stays on the V
DD
pin.
When
SHDN = 0, CS strobes write new data into the DAC register.
3
CS
Chip Select Latch Enable, Active Low.
4
RS
Asynchronous Active Low Input. Resets the DAC register to 0.
5, 6 NC No Connect.
7 to 16 D0 to D9 Parallel Input Data Bits. D9 is the MSB; D0 is the LSB.
17 DGND Digital Ground.
18 AGND Analog Ground.
19 V
OUT
DAC Voltage Output.
20 V
REF
DAC Reference Input. Establishes the DAC full-scale voltage.