ID82C86H

4
Timing Waveform
AC Electrical Specifications V
CC
= 5.0V10%; Freq = 1MHz: T
A
= -40
o
C to +85
o
C
SYMBOL PARAMETER MIN MAX UNITS TEST CONDITIONS
(1) TIVOV Input to Output Delay Notes 1, 2
Inverting 5 30 ns
Non-Inverting 5 32 ns
(2) TEHTV Transmit/Receive Hold Time 5 - ns Notes 1, 2
(3) TTVEL Transmit/Receive Setup Time 10 - ns Notes 1, 2
(4) TEHOZ Output Disable Time 5 30 ns Notes 1, 2
(5) TELOV Output Enable Time 10 50 ns Notes 1, 2
(6) TR, TF Input Rise/Fall Times - 20 ns Notes 1, 2
(7) TEHEL Minimum Output Enable High Time Note 3
82C86H 30 - ns
82C86H-5 35 - ns
NOTES:
1. All AC parameters tested as per test circuits and definitions in timing waveforms and test load circuits. Input rise and fall times are driven
at 1ns/V.
2. Input test signals must switch between V
IL
- 0.4V and V
IH
+0.4V.
3. A system limitation only when changing direction. Not a measured parameter.
NOTE: All timing measurements are made at 1.5V unless otherwise noted.
INPUTS
TR, TF (6)
2.0V
0.8V
VOH -0.1V
TELOV (5)
VOL +0.1V
TTVEL (3)
3.0V
0.45V
OUTPUTS
T
TEHEL (7)
TIVOV
(1)
TEHOZ
(4)
TEHTV (2)
OE
82C86H82C86H
5
Die Characteristics
DIE DIMENSIONS:
138.6 x 155.5 x 19 1mils
METALLIZATION:
Type: Si - Al
Thickness: 11k
Å 1kÅ
GLASSIVATION:
Type: SiO
2
Thickness: 8kÅ 1kÅ
Test Load Circuits
A SIDE OUTPUTS
TIVOV LOAD CIRCUIT
TELOV OUTPUT HIGH
ENABLE LOAD CIRCUIT
TELOV OUTPUT LOW
ENABLE LOAD CIRCUIT
TEHOZ OUTPUT LOW/HIGH
DISABLE LOAD CIRCUIT
B SIDE OUTPUTS
TIVOV LOAD CIRCUIT
TELOV OUTPUT HIGH
ENABLE LOAD CIRCUIT
TELOV OUTPUT LOW
ENABLE LOAD CIRCUIT
TEHOZ OUTPUT LOW/HIGH
DISABLE LOAD CIRCUIT
NOTE: Includes jig and stray capacitance.
OUTPUT
TEST
POINT
2.36V
100pF
160
(SEE NOTE)
OUTPUT
TEST
POINT
1.5V
100pF
375
(SEE NOTE)
OUTPUT
TEST
POINT
1.5V
100pF
91
(SEE NOTE)
OUTPUT
TEST
POINT
2.36V
50pF
160
(SEE NOTE)
OUTPUT
TEST
POINT
2.27V
300pF
91
(SEE NOTE)
OUTPUT
TEST
POINT
1.5V
300pF
180
(SEE NOTE)
OUTPUT
TEST
POINT
1.5V
300pF
51
(SEE NOTE)
OUTPUT
TEST
POINT
2.27V
50pF
91
(SEE NOTE)
82C86H82C86H
6
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9001 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
Metallization Mask Layout
82C86H
A2 A1 A0 V
CC
B0 B1
B2
B3
B4
B5
B6B7TGNDOEA7
A6
A5
A4
A3
82C86H82C86H

ID82C86H

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Bus Transceivers 20 CDIP -40+85C 5 0V 32NS OCTL BUS TRANSC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet