10
LT1739
1739fas, sn1739
APPLICATIO S I FOR ATIO
WUUU
At full power to the line the driver power dissipation is:
P
D(FULL)
= 24V • 8mA + (12V – 2V
RMS
) • 57mA
RMS
+ [|–12V – (–2V
RMS
)|] • 57mA
RMS
P
D(FULL)
= 192mW + 570mW + 570mW = 1.332W*
The junction temperature of the driver must be kept less
than the thermal shutdown temperature when processing
a signal. The junction temperature is determined from the
following expression:
T
J
= T
AMBIENT
(°C) + P
D(FULL)
(W) • θ
JA
(°C/W)
θ
JA
is the thermal resistance from the junction of the
LT1739 to the ambient air, which can be minimized by
heat-spreading PCB metal and airflow through the enclo-
sure as required. For the example given, assuming a
maximum ambient temperature of 85°C and keeping the
junction temperature of the LT1739 to 140°C maximum,
the maximum thermal resistance from junction to ambient
required is:
θ
JA MAX
CC
W
CW
()
.
./=
°°
140 85
1 332
41 3
Heat Sinking Using PCB Metal
Designing a thermal management system is often a trial
and error process as it is never certain how effective it is
until it is manufactured and evaluated. As a general rule,
the more copper area of a PCB used for spreading heat
away from the driver package, the more the operating
junction temperature of the driver will be reduced. The
limit to this approach however is the need for very
compact circuit layout to allow more ports to be imple-
mented on any given size PCB.
Fortunately xDSL circuit boards use multiple layers of
metal for interconnection of components. Areas of metal
beneath the LT1739 connected together through several
small 13 mil vias can be effective in conducting heat away
from the driver package. The use of inner layer metal can
free up top and bottom layer PCB area for external compo-
nent placement.
Figure 8 shows examples of PCB metal being used for heat
spreading. These are provided as a reference for what
might be expected when using different combinations of
metal area on different layers of a PCB. These examples are
with a 4-layer board using 1oz copper on each. The most
effective layers for spreading heat are those closest to the
LT1739 junction. The small TSSOP and DFN packages are
very effective for compact line driver designs. Both pack-
ages also have an exposed metal heat sinking pad on the
bottom side which, when soldered to the PCB top layer
metal, directly conducts heat away from the IC junction.
Soldering the thermal pad to the board produces a thermal
resistance from junction to case, θ
JC
, of approximately
3°C/W.
As a minimum, the area directly beneath the package on all
PCB layers can be used for heat spreading. Limiting the
area of metal to just that of the exposed metal heat sinking
pad however is not very effective, particularly if the ampli-
fiers are required to dissipate significant power levels.
This is shown in Figure 8 for both the TSSOP and DFN
packages. Expanding the area of metal on various layers
significantly reduces the overall thermal resistance. If
possible, an entire unbroken plane of metal close to the
heat sinking pad is best for multiple drivers on one PCB
card. The addition of vias (small 13mil or smaller holes
which fill during PCB plating) connecting all layers of heat
spreading metal also helps to reduce operating tempera-
tures of the driver. These too are shown in Figure␣ 8.
Important Note: The metal planes used for heat sinking
the LT1739 are electrically connected to the negative
supply potential of the driver, typically –12V. These
planes must be isolated from any other power planes
used in the board design.
Figure 7. I
Q
vs I
LOAD
I
LOAD
(mA)
240 200 160 –120 80 40 0 40 80 120 160 200 240
TOTAL I
Q
(mA)
10
15
20
1739 F07
5
0
25
*Note: Design techniques exist to significantly reduce this value. (See Line Driving Back Termination)
11
LT1739
1739fas, sn1739
APPLICATIO S I FOR ATIO
WUUU
Figure 8. Examples of PCB Metal Used for Heat Dissipation. Driver Package Mounted on Top Layer.
Heat Sink Pad Soldered to Top Layer Metal. Metal Areas Drawn to Scale of Package Size
When PCB cards containing multiple ports are inserted
into a rack in an enclosed cabinet, it is often necessary to
provide airflow through the cabinet and over the cards. As
seen in the graph of Figure 8, this is also very effective in
further reducing the junction-to-ambient thermal resis-
tance of each line driver.
STILL AIR θ
JA
TSSOP
100°C/W
TSSOP
50°C/W
TSSOP
45°C/W
DFN
130°C/W
PACKAGE TOP LAYER 2ND LAYER 3RD LAYER BOTTOM LAYER
DFN
75°C/W
1739 F08a
AIRFLOW (LINEAR FEET PER MINUTE, lfpm)
–50
–60
REDUCTION IN θ
JA
(%)
–30
–10
0
–40
–20
200 400 600 800
1739 F08b
10001000 300 500
Typical Reduction in θ
JA
with
Laminar Airflow Over the Device
700 900
% REDUCTION RELATIVE
TO θ
JA
IN STILL AIR
12
LT1739
1739fas, sn1739
Layout and Passive Components
With a gain bandwidth product of 200MHz the LT1739
requires attention to detail in order to extract maximum
performance. Use a ground plane, short lead lengths and
a combination of RF-quality supply bypass capacitors (i.e.,
0.1µF). As the primary applications have high drive cur-
rent, use low ESR supply bypass capacitors (1µF to 10µF).
The parallel combination of the feedback resistor and gain
setting resistor on the inverting input can combine with the
input capacitance to form a pole that can cause frequency
peaking. In general, use feedback resistors of 1k or less.
Compensation
The LT1739 is stable in a gain 10 or higher for any supply
and resistive load. It is easily compensated for lower gains
with a single resistor or a resistor plus a capacitor.
Figure␣ 9 shows that for inverting gains, a resistor from the
inverting node to AC ground guarantees stability if the
parallel combination of R
C
and R
G
is less than or equal to
R
F
/9. For lowest distortion and DC output offset, a series
capacitor, C
C
, can be used to reduce the noise gain at
lower frequencies. The break frequency produced by R
C
and C
C
should be less than 5MHz to minimize peaking.
Figure 10 shows compensation in the noninverting con-
figuration. The R
C
, C
C
network acts similarly to the invert-
ing case. The input impedance is not reduced because the
network is bootstrapped. This network can also be placed
between the inverting input and an AC ground.
Another compensation scheme for noninverting circuits is
shown in Figure 11. The circuit is unity gain at low
frequency and a gain of 1 + R
F
/R
G
at high frequency. The
DC output offset is reduced by a factor of ten. The
techniques of Figures 10 and 11 can be combined as
shown in Figure 12. The gain is unity at low frequencies,
1 + R
F
/R
G
at mid-band and for stability, a gain of 10 or
greater at high frequencies.
Figure 9. Compensation for Inverting Gains
APPLICATIO S I FOR ATIO
WUUU
R
G
R
C
V
O
V
I
C
C
(OPTIONAL)
+
1739 F09
R
F
=
–R
F
R
G
V
O
V
I
< 5MHz
1
2πR
C
C
C
(R
C
|| R
G
) R
F
/9
R
C
V
O
V
I
C
C
(OPTIONAL)
+
1739 F10
R
F
R
G
= 1 +
R
F
R
G
V
O
V
I
< 5MHz
1
2πR
C
C
C
(R
C
|| R
G
) R
F
/9
Figure 10. Compensation for Noninverting Gains
+
1739 F11
R
F
R
G
V
i
V
O
C
C
< 5MHz
1
2πR
G
C
C
R
G
R
F
/9
= 1 (LOW FREQUENCIES)
(HIGH FREQUENCIES)
V
O
V
I
= 1 +
R
F
R
G
Figure 11. Alternate Noninverting Compensation
R
C
V
O
V
I
C
C
+
1739 F12
R
F
R
G
C
BIG
R
F
R
G
= 1 AT LOW FREQUENCIES
= 1 + AT MEDIUM FREQUENCIES
R
F
(R
C
|| R
G
)
= 1 + AT HIGH FREQUENCIES
V
O
V
I
Figure 12. Combination Compensation

LT1739IUE#PBF

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
High Speed Operational Amplifiers 2x 500mA, 200MHz xDSL Line Drvr Amp
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union