ISL9211BIRU58XZ-T

ISL9211B
10
FN7861.1
November 4, 2014
Submit Document Feedback
During the load current step-down transient, the energy stored in
the parasitic inductor is used to charge the input decoupling
capacitor, C
2
. The ISL9211B is designed to turn off the power
NFET slowly during an OCP and battery OVP event. Because of
this design, the input over-shoot during these events is not
significant. During an input OVP, however, the NFET is turned in
less than 1µs and can lead to significant over-shoot. Higher
capacitance reduces the over-shoot.
Over-shoot caused by a hot insertion is not very dependent on the
decoupling capacitance value, especially when ceramic type
capacitors are used for decoupling. In theory, over-shoot can rise
up to twice the DC output voltage of the AC adapter. Actual peak
voltage is dependent on the damping factor that is mainly
determined by parasitic resistance (R in Figure 16).
The recommended input decoupling capacitor is a 25V, X5R
dielectric ceramic capacitor with a value between 0.1µF and 1µF.
The output of the ISL9211B and the input of the charging circuit
typically share one decoupling capacitor. Selection of that
capacitor is determined mainly by the requirements of the
charging circuit. When using the ISL6292 family of chargers, a
1µF, 6.3V, X5R capacitor is recommended.
Layout Recommendation
The ISL9211B uses a thermally enhanced TDFN package with an
exposed thermal pad at the bottom of the package. The layout
should include as much copper as possible beneath the exposed
pad on the component layer to improve thermal performance.
The exposed pad under the package should be connected to the
ground plane electrically as well as thermally. The vias should be
about 0.3mm to 0.33mm in diameter. Use as many vias as will fit
in the thermal pad area.
FIGURE 16. EQUIVALENT CIRCUIT FOR ISL9211B INPUT
AC/DC ISL9211B
ADAPTER CABLE HANDHELD SYSTEM
C1 L R C2
ISL9211B
11
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time
without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be
accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN7861.1
November 4, 2014
For additional products, see www.intersil.com/product_tree
Submit Document Feedback
Products
Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products
address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks.
Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products
for a
complete list of Intersil product families.
*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page
on intersil.com: ISL9211B
To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff
FITs are available from our website at http://rel.intersil.com/reports/search.php
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make
sure you have the latest Rev.
DATE REVISION CHANGE
November 4, 2014 FN7861.1 Updated Note 2 for the Ordering Information on page 3.
July 8, 2011 FN7861.0 Initial release.
ISL9211B
12
FN7861.1
November 4, 2014
Submit Document Feedback
Package Outline Drawing
L8.2x2B
8 LEAD MICRO THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE (µTDFN) WITH E-PAD
Rev 0, 04/08
0 . 00 MIN.
0 . 05 MAX.
0 . 2 REF
C
located within the zone indicated. The pin #1 indentifier may be
Unless otherwise specified, tolerance : Decimal ± 0.05
Tiebar shown (if present) is a non-functional feature.
The configuration of the pin #1 identifier is optional, but must be
between 0.15mm and 0.30mm from the terminal tip.
Dimension b applies to the metallized terminal and is measured
Dimensions in ( ) for Reference Only.
Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
6.
either a mold or mark feature.
3.
5.
4.
2.
Dimensions are in millimeters.1.
NOTES:
2.00
2.00
INDEX AREA
PIN 1
6
(4X)
0.15
A
B
1.60±0.050
EXP. DAP
0.90±0.050
EXP. DAP
0.25±0.050
( 8x0.30 )
0.50
PIN #1
B0.10 MAC
6
18
( 6x0.50 )
( 8x0.25 )
0.90
1.60
2.00
2.00
( 8x0.30 )
( 8x0.20 )
PACKAGE
0 . 55 MAX
C
SEATING PLANE
BASE PLANE
0.08
0.10
SEE DETAIL "X"
C
C
INDEX AREA
OUTLINE
BOTTOM VIEW
DETAIL "X"
SIDE VIEW
TYPICAL RECOMMENDED LAND PATTERN
TOP VIEW

ISL9211BIRU58XZ-T

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Battery Management INPUT PWR &ATRY PR OVP=5 8V OCP=0 75A
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet