2
ICS95V157
0501C—11/24/08
Pin Descriptions
This PLL Clock Buffer is designed for a V
DD
of 2.5V, an AV
DD
of 2.5V and differential data input and output levels.
ICS95V157 is a zero delay buffer that distributes a single-ended clock input (CLK_INT) to ten differential pair of clock
outputs (CLKT[0:9], CLKC[0:9]) and one single-ended feedback clock output (FB_OUTT). The clock outputs are
controlled by the input clocks (CLK_INT), the feedback clock (FB_INT), the 2.5-V LVCMOS input (PD#) and the analog
power input (AV
DD
). When input (PD#) is low while power is applied, the receivers are disabled, the PLL is turned off
and the differential clock outputs are tri-stated. When AV
DD
is grounded, the PLL is turned off and bypassed for test
purposes.
The PLL in the ICS95V157 clock driver uses the input clocks (CLK_INT) and the feedback clock (FB_INT) to provide
high-performance, low-skew, low-jitter, output differential clocks (CLKT [0:9], CLKC [0:9]). ICS95V157 is also able to
track Spread Spectrum Clock (SSC) for reduced EMI.
ICS95V157 is characterized for operation from 0°C to 85°C.
REBMUNNIPEMANNIPEPYTNOITPIRCSED
,12,51,21,11,4
,54,83,43,82
DDVRWPV5.2,ylppusrewoP
,52,42,81,8,7,1
84,24,14,13
DNGRWPdnuorG
61DDVARWPV5.2,ylppusrewopgolanA
71DNGARWPdnuorggolanA
,64,44,93,92,72
3,5,01,02,22
]0:9[TKLCTUOstuptuoriaplaitnereffidfokcolC"eurT"
,74,34,04,03,62
2,6,9,91,32
]0:9[CKLCTUOstuptuoriaplaitnereffidfoskcolc"yratnemelpmoC"
31TNI_KLCNItupnikcolcecnerefer"eurT"
23TTUO_BFTUO
sehctiwstI.kcabdeeflanretxerofdetacided,tuptuokcabdeeF""eurT"
otderiwebtsumtuptuosihT.KLCehtsaycneuqerfemasehtta
TNI_BF
63TNI_BFNI
rofLLPlanretniehtotlangiskcabdeefsedivorp,tupnikcabdeeF"eurT"
rorreesahpetanimileotTNI_KLChtiwnoitazinorhcnys
53,33,41C/N-detcennoctoN
73#DPNItupniSOMCVL.nwoDrewoP
