1. General description
The 74HC03; 74HCT03 is a quad 2-input NAND gate with open-drain outputs. Inputs
include clamp diodes that enable the use of current limiting resistors to interface inputs to
voltages in excess of V
CC
.
2. Features and benefits
Input levels:
For 74HC03: CMOS level
For 74HCT03: TTL level
Complies with JEDEC standard no. 7A
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from 40 C to +85 C and from 40 C to +125 C
3. Ordering information
74HC03; 74HCT03
Quad 2-input NAND gate; open-drain output
Rev. 4 — 27 November 2015 Product data sheet
Table 1. Ordering information
Type number Package
Temperature range Name Description Version
74HC03D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width
3.9 mm
SOT108-1
74HCT03D
74HC03DB 40 C to +125 C SSOP14 plastic shrink small outline package; 14 leads; body
width 5.3 mm
SOT337-1
74HCT03DB
74HC03PW 40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
SOT402-1
74HCT03PW
74HC_HCT03 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 4 — 27 November 2015 2 of 14
NXP Semiconductors
74HC03; 74HCT03
Quad 2-input NAND gate; open-drain output
4. Functional diagram
5. Pinning information
5.1 Pinning
5.2 Pin description
Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram (one gate)
PQD
$
<
%
$
<
%
$
<
%

$
<
%



DDD




DDE
<
*1'
$
%
Fig 4. Pin configuration SO14 Fig 5. Pin configuration (T)SSOP14
+&
+&7
$
9
&&
%
%
<
$
$
<
%
%
<
$
*1' <
DDD





+&
+&7
$
9
&&
%
%
<
$
$
<
%
%
<
$
*1' <
DDD





Table 2. Pin description
Symbol Pin Description
1A to 4A 1, 4, 9, 12 data input
1B to 4B 2, 5, 10, 13 data input
1Y to 4Y 3, 6, 8, 11 data output
GND 7 ground (0 V)
V
CC
14 supply voltage
74HC_HCT03 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 4 — 27 November 2015 3 of 14
NXP Semiconductors
74HC03; 74HCT03
Quad 2-input NAND gate; open-drain output
6. Functional description
[1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.
7. Limiting values
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For SO14 package: P
tot
derates linearly with 8 mW/K above 70 C.
For (T)SSOP14 packages: P
tot
derates linearly with 5.5 mW/K above 60 C.
8. Recommended operating conditions
Table 3. Function table
[1]
Input Output
nA nB nY
LLZ
LHZ
HLZ
HHL
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
V
CC
supply voltage 0.5 +7 V
V
O
output voltage
[1]
0.5 +7 V
I
IK
input clamping current V
I
< 0.5 V or V
I
>V
CC
+0.5 V
[1]
- 20 mA
I
OK
output clamping current V
O
< 0.5 V
[1]
- 20 mA
I
O
output current 0.5 V < V
O
- 25 mA
I
CC
supply current - 50 mA
I
GND
ground current 50 - mA
T
stg
storage temperature 65 +150 C
P
tot
total power dissipation
[2]
SO14 and (T)SSOP14
packages
-500mW
Table 5. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter Conditions 74HC03 74HCT03 Unit
Min Typ Max Min Typ Max
V
CC
supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V
V
I
input voltage 0 - V
CC
0-V
CC
V
V
O
output voltage 0 - V
CC
0-V
CC
V
T
amb
ambient temperature 40 +25 +125 40 +25 +125 C
t/V input transition rise and fall rate V
CC
= 2.0 V - - 625 - - - ns/V
V
CC
= 4.5 V - 1.67 139 - 1.67 139 ns/V
V
CC
= 6.0 V - - 83 - - - ns/V

74HC03DB,112

Mfr. #:
Manufacturer:
Nexperia
Description:
Logic Gates QUAD 2-INPUT NAND
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union