LPC47M182-NW Datasheet LPC47M182-NW | P1-P3

 2007 - 2014 Microchip Technology Inc. DS00001809A-page 1

Product Features

• 3.3V Operation (5V tolerant)

• LPC Interface

- Multiplexed Command, Address and Data

Bus

- Serial IRQ Interface Compatible with Serial-

ized IRQ Support for PCI Systems

• ACPI 1.0b/2.0 Compliant

• Programmable Wake-up Event Interface

• PC99a/PC2001 Compliant

• General Purpose Input/Output Pins (13)

• Fan Tachometer Inputs (2)

• Green and Yellow Power LEDs

• ISA Plug-and-Play Compatible Register Set

• Motherboard GLUE Logic

- 5V Reference Generation

- 5V Standby Reference Generation

- IDE Reset/Buffered PCI Reset Outputs

- Power OK Signal Generation

- Power Sequencing

- Power Supply Turn On Circuitry

- Resume Reset Signal Generation

- Hard Drive Front Panel LED

- Voltage Translation for DDC to VGA Monitor

- SMBus Isolation Circuitry

- CNR Dynamic Down Control

• 2.88MB Super I/O Floppy Disk Controller

- Licensed CMOS 765B Floppy Disk Controller

- Software and Register Compatible with

Microchip's Proprietary 82077AA Compatible

Core

- Supports One Floppy Drive

- Configurable Open Drain/Push-Pull Output

Drivers

- Supports Vertical Recording Format

• 16-Byte Data FIFO

- 100% IBM Compatibility

- Detects All Overrun and Underrun Conditions

• Sophisticated Power Control Circuitry (PCC)

Including Multiple Powerdown Modes for

Reduced Power Consumption

- DMA Enable Logic

- Data Rate and Drive Control Registers

• 480 Address, Up to Eight IRQ and Three DMA

Options

• Enhanced Digital Data Separator

- 2 Mbps, 1 Mbps, 500 Kbps, 300 Kbps, 250

Kbps Data Rates

- Programmable Precompensation Modes

• Keyboard Controller

- 8042 Software Compatible

- 8 Bit Microcomputer

- 2k Bytes of Program ROM

- 256 Bytes of Data RAM

- Four Open Drain Outputs Dedicated for Key-

board/Mouse Interface

- Asynchronous Access to Two Data Registers

and One Status Register

- Supports Interrupt and Polling Access

- 8 Bit Counter Timer

- Port 92 Support

- Fast Gate A20 and KRESET Outputs

• Serial Ports

- Two Full Function Serial Ports

- High Speed 16C550A Compatible UART with

Send/Receive 16-Byte FIFOs

- Supports 230k and 460k Baud

- Programmable Baud Rate Generator

- Modem Control Circuitry

- 480 Address and 15 IRQ Options

• Infrared Port

- Multiprotocol Infrared Interface

- 32-Byte Data FIFO

- IrDA 1.0 Compliant

- SHARP ASK IR

-HP-SIR

- 480 Address, Up to 15 IRQ and Three DMA

Options

• Multi-Mode Parallel Port with ChiProtect

- Standard Mode IBM PC/XT

PC/AT, and PS/2

Compatible Bi-directional Parallel Port

- Enhanced Parallel Port (EPP) Compatible -

EPP 1.7 and EPP 1.9 (IEEE 1284 Compliant)

- IEEE 1284 Compliant Enhanced Capabilities

Port (ECP)

- ChiProtect Circuitry for Protection

- 960 Address, Up to 15 IRQ and Three DMA

Options

• Interrupt Generating Registers

- Registers Generate IRQ1 – IRQ15 on Serial

IRQ Interface.

• XOR-Chain Board Test

• 128-Pin QFP RoHS Compliant Package, 3.2 mm

Footprint

LPC47M182

Advanced I/O Controller with Motherboard GLUE Logic

LPC47M182

DS00001809A-page 2  2007 - 2014 Microchip Technology Inc.

Description

The LPC47M182 is a 3.3V (5V tolerant) PC99a/PC2001 compliant Advanced I/O controller for Desktop PCs. The

device, which implements the Low Pin Count (LPC) interface, includes I/O functionality as well as Motherboard GLUE

logic into a 128-pin package. This is a space saving solution on the motherboard resulting in lower cost. The

LPC47M182 also provides 13 general purpose pins, which offer flexibility to the system designer, and two Fan

Tachometer Inputs. The LPC47M182’s LPC interface supports LPC I/O and DMA cycles.

The LPC47M182 includes complete legacy I/O: a keyboard interface; Microchip's true CMOS 765B floppy disk

controller with advanced digital data separator; two 16C550A compatible UARTs; one Multi-Mode parallel port

including ChiProtect circuitry plus EPP and ECP. The true CMOS 765B core provides 100% compatibility with IBM PC/

XT and PC/AT architectures, in addition, it provides data overflow and underflow protection. The Microchip’s patented

advanced digital data separator allows for ease of testing and use. The parallel port is compatible with IBM PC/AT

architecture, as well as IEEE 1284 EPP and ECP. The LPC47M182 incorporates sophisticated power control circuitry

(PCC) which includes support for keyboard and mouse wake up events as well as PME support. The PCC supports

multiple low power-down modes. The LPC47M182 is ACPI 1.0b/2.0 compatible.

The Motherboard GLUE logic includes various power management logic; including generation of nRSMRST, Power

OK signal generation, 5V main and standby reference generation. There are also three LEDs to indicate power status

and hard drive activity. The translation circuit converts 3.3V signals to 5V signals. Also included is SMBus main power

well to resume power well isolation circuitry.

The LPC47M182 supports the ISA Plug-and-Play Standard register set (Version 1.0a). The I/O Address, DMA

Channel and hardware IRQ of each logical device in the LPC47M182 may be reprogrammed through the internal

configuration registers. There are up to 480 (960 for Parallel Port) I/O address location options, a Serialized IRQ

interface, and three DMA channels. On chip, Interrupt Generating Registers enable external software to generate IRQ1

through IRQ15 on the Serial IRQ Interface.

The LPC47M182’s Enhanced Digital Data Separator does not require any external filter components and is therefore

easy to use and offers lower system costs and reduced board area. The LPC47M182 is register compatible with Micro-

chip’s proprietary 82077AA core.

 2007 - 2014 Microchip Technology Inc. DS00001809A-page 3

LPC47M182

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip

products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and

enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via

E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page.

The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for cur-

rent devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the

revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

• Microchip’s Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are

using.

Customer Notification System

P1-P3 P4-P6 P7-P9 P10-P10

LPC47M182-NW

Mfr. #:

Buy LPC47M182-NW

Manufacturer:

Microchip Technology

Description:

I/O Controller Interface IC Enhanced Super I/O Contrllr

Lifecycle:

New from this manufacturer.

Delivery:

DHL FedEx Ups TNT EMS

Payment:

T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet

LPC47M182-NW