EVALSTGAP2SCM

For further information contact your local STMicroelectronics sales office.
April 2018 DocID031781 Rev 1 1/12
EVALSTGAP2SCM
Demonstration board for STGAP2SCM isolated 4 A single
gate driver
Data brief
Features
High voltage rail up to 1700 V
Driver current capability:
4 A source/sink at 25 °C
Separate sink and source for simplified gate
driving configuration (STGAP2SM)
4 A Miller clamp (STGAP2SCM)
Short propagation delay: 100 ns
UVLO function
Gate driving voltage up to 26 V
Negative gate driving
On-board isolated DC-DC converters to supply
gate drivers, fed by VAUX = 5 V
VDD logic supply local 3.3 V or VAUX
3.3 V, 5 V TTL/CMOS inputs with hysteresis
Easy jumper selection of driving voltage
configuration:
+15/0 V; +15/-3 V; +19/0 V; +19/-3 V
Temperature shutdown protection
Description
The STGAP2SCM is an isolated single gate
driver.
The gate driver is characterized by 4 A current
capability and rail-to-rail outputs, making the
device suitable also for high power inverter
applications such as motor drivers in industrial
applications equipped with MOSFET/IGBT/SiC
power switch.
Two different variants are available: one with
separated source and sink outputs, the other with
single output pin and a dedicated pin for Miller
clamp function. The EVALSTGAP2S is suitable
for both output configuration variants.
The device integrates protection functions: UVLO
and thermal shutdown are included to simplify the
design of high reliability systems. Dual input pins
allow choosing the control signal polarity and also
implementing HW interlocking protection in order
to avoid cross-conduction in case of controller
malfunction.
The device allows the implementation of negative
gate driving, and the on-board isolated DC-DC
converters allow working with optimized driving
voltage for MOSFET/IGBT or SiC.
The EVALSTGAP2S board allows evaluating all
the STGAP2SCM features while driving a half-
bridge power stage with voltage rating up to
1700 V in TO-220 or TO-247 package.
The board facilitates the selection and
modification of the values of relevant external
components in order to ease driver's performance
evaluation under different applicative conditions
and fine pre-tuning of final application
components.
www.st.com
Contents EVALSTGAP2SCM
2/12 DocID031781 Rev 1
Contents
1 Schematic diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2 Bill of material . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3 Layout and component placements . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
4 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
DocID031781 Rev 1 3/12
EVALSTGAP2SCM Schematic diagrams
12
1 Schematic diagrams
Figure 1. EVALSTGAP2SM schematic - gate driver with separate outputs (STGAP2SM)
5050
(/%183
065
)7
(/%*40@)
(/%
(/%*40@-
5050
(/%183
*/-
*/-
$@*/-
$@*/-
*/)
*/)
(/%*40@)
$@*/)
$@*/)
(0'$)
(0/6)
(/%*40@-
(0'$-
(0/6-
()
(-
7%%
7%%
7%%
7)@)
7%%
7)@-
7)@)7)@-
7)@-
7)@)
)7
(/%*40@-
(/%*40@)
065
$
V'7
$
/.
3
3
22"
/.
$
O'7
51
$
V'7
$
Q'7
$/
5&
3
3
3
3
$
/.
51
51
3 3
+1
$-04&%
3
3
$
Q'7
$/
5&
51
3 3
6
45("14.
7%%
*/
*/
(/%
(/%*40
(0''
(0/
7)
%
455)"
$
O'7
%
4514-;':
$
O'
7
O'
7
51
3 /.
+1 01&/
22"
/.
6
45("14.
7%%
*/
*/
(/%
(/%*40
(0''
(0/
7)
$
V'7
3 3
%
4514-;':
+1 01&/
3 3
+1
$-04&%
$
$
Q'7
+1
$-04&%
51
$
Q'7
$
V'7
$/
5&
+1
$-04&%
".

EVALSTGAP2SCM

Mfr. #:
Manufacturer:
STMicroelectronics
Description:
Demonstration board for STGAP2SCM isolated 4 A single
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet