FEDL610Q409-05
Issue Date: May.23, 2014
ML610Q407/ML610Q408/ML61Q0409
8-bit Microcontroller with a Built-in LCD driver
1/34
GENERAL DESCRIPTION
ML610Q407/ML610Q408/ML610Q409 is a high-performance 8-bit CMOS microcontroller into which peripheral circuits, such
as synchronous serial port, UART, melody driver, RC oscillation type A/D converter, and LCD driver, are incorporated around
LAPIS Semiconductor-original 8-bit CPU nX-U8/100. ML610Q407/ML610Q408/ML610Q409 operates in both high/low-speed
mode and power-saving mode, it is most suitable for battery operated products.
The short TAT are entertained by offering MTP version ML610Q407(P)/ML610Q408(P)/ML610Q409(P).
ML610Q407P/ ML610Q408P/ML610Q409P support industrial temperature -40°C to +85°C, are added to the product lineup.
FEATURES
CPU
8-bit RISC CPU (CPU name: nX-U8/100)
Instruction system: 16-bit instructions
Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit
manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic
shift, and so on
On-Chip debug function (MTP version only)
Minimum instruction execution time
30.5 µs (@32.768 kHz system clock)
2µs (@500kHz system clock)
0.5µs(@2MHz system clock)
Internal memory
Internal 16KByte Flash ROM (8K×16 bits) (including unusable K Byte TEST area)
Internal 1KByte Data RAM (1024×8 bits)
Interrupt controller
1 non-maskable interrupt sources
Internal source: 1 (Watch dog timer)
27 maskable interrupt sources
Internal sources: 14 (SSIO0, SSIO1, Timer0, Timer1, Timer2, Timer3, UART, Melody0, RC-A/D converter, PWM0,
TBC128Hz, TBC32Hz, TBC16Hz, TBC2Hz)
External sources: 13 (P00, P01, P02, P03, P04, P50, P51, P52, P53, P54, P55, P56, P57)
(One interrupt request is generated from P50 to P57 interrupt sources.)
Time base counter
Low-speed time base counter ×1 channel
Frequency compensation (Compensation range: Approx. 488ppm to +488ppm. Compensation accuracy: Approx.
0.48ppm)
High-speed time base counter ×1 channel
Watchdog timer
Non-maskable interrupt and reset
Free running
Overflow period: 4 types selectable (125ms, 500ms, 2s, and 8s)
Timers
8 bits × 4 channels (Timer0-3: 16-bit x 2 configuration available by using Timer0-1 or Timer2-3)
Clock frequency measurement mode (in one channel of 16-bit configuration using Timer2-3)
FEDL610Q409-05
ML610Q407/ML610Q408/ML610Q409
2/34
Capture
Time base capture × 2 channels (4096 Hz to 32 Hz)
PWM
Resolution 16 bits × 1 channel
Synchronous serial port
Master/slave selectable × 2 channel
LSB first/MSB first selectable
8-bit length/16-bit length selectable
UART
Half-Duplex Communication
TXD/RXD × 1 channel
Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
Positive logic/negative logic selectable
Built-in baud rate generator
Melody driver
Scale: 29 types (Melody sound frequency: 508 Hz to 32.768 kHz)
Tone length: 63 types
Tempo: 15 types
Buzzer output mode (4 output modes, 8 frequencies, 16 duty levels)
RC oscillation type A/D converter
16-bit counter
Time division × 2 channels
General-purpose ports
Input-only port × 5 channels (including secondary functions)
Output-only port
ML610Q407: × 12 channels (including secondary functions)
ML610Q408: × 8 channels (including secondary functions)
ML610Q409: × 4 channels (including secondary functions)
Input/output port × 22 channels (including secondary functions)
LCD driver
The number of segments
ML610Q407: 145 dots max. (29seg×5com, 30seg×4com, 31seg×3com, and 32seg×2com selectable)
ML610Q408: 165 dots max. (33seg
×5com, 34seg×4com, 35seg×3com, and 36seg×2com selectable)
ML610Q409: 185 dots max. (37seg×5com, 38seg×4com, 39seg×3com, and 40seg×2com selectable)
1/1 to 1/5 duty
1/2(*), 1/3 bias (built-in bias generation circuit)
Frame frequency selecable: approx. 64Hz, 73Hz, 85Hz, and 102Hz
Bias voltage multiplying clock selectable (8 types)
LCD drive stop mode, LCD display mode, all LCDs on mode, and all LCDs off mode selectable
Programmable display allocation function
(*) 1/2 bias is supported by A version and D version
Reset
Reset through the RESET_N pin
Power-on reset generation when powered on
Reset when oscillation stop of the low-speed clock is detected (Not supported in A version)
Reset by the watchdog timer (WDT) overflow
FEDL610Q409-05
ML610Q407/ML610Q408/ML610Q409
3/34
Clock
Low-speed clock: Crystal oscillation (32.768 kHz)
(This LSI can not guarantee the operation withoug low-speed crystal oscillation clock)
High-speed clock: Built-in RC oscillation (500 kHz, 2MHz)
Power management
HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are
stopped.)
High-speed Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, 1/8 of the
oscillation clock)
Block Control Function: Resets and completely turns circuits of unused peripherals off.
Guaranteed operating range
Operating temperature: 20°C to +70°C (P version: −40°C to +85°C)
Operating voltage: V
DD
= 1.25V to 3.6V

ML610Q407-NNNTBZ03A7

Mfr. #:
Manufacturer:
Description:
IC MCU 8BIT 16KB FLASH 100TQFP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union