XC2C384 CoolRunner-II CPLD
22 www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
Figure 8: FT256 Fine Pitch Thin BGA
FT256 Bottom View
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
I/O
TDO I/O
I/OI/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O
I/O
I/O
I/O
I/O I/O
I/OI/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O
I/O
I/O
I/O
I/O I/O(3)
I/OI/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O
I/O
I/O
I/O
I/O I/O(1)
I/OI/O VCC I/O I/O I/O I/O I/O VCC I/O(1)
I/O
I/O
I/O
I/O
I/O I/O
I/OI/O I/O I/O I/O I/O I/O I/O I/O(1) I/O(1)
I/O
I/O
I/O
I/O
VCCIO4
VAUX
I/OI/O I/O GND
VCCIO4
VCCIO2
VCCIO2 GND I/O I/O
I/O
I/O
I/O
I/O
GND I/O
I/OI/O I/O I/O GND GND GND
VCCIO2
I/O I/O
I/O
I/O
I/O
I/O
GND I/O
I/OI/O I/O VCCIO4 GND GND GND
VCCIO2
I/O I/O
I/O
I/O
I/O
I/O
GND I/O
I/OI/O I/O
VCCIO3
GND GND GND
VCCIO1
I/O I/O
I/O
I/O
I/O
I/O
GND I/O
VCCI/O I/O VCCIO3 GND GND GND VCCIO1 I/O I/O
I/O
I/O
I/O
I/O
VCCIO3 I/O
I/OI/O I/O GND
VCCIO3
VCCIO1 VCCIO1
GND I/O I/O
I/O
I/O
I/O
I/O
I/O I/O
I/OI/O I/O I/O I/O I/O I/O I/O I/O I/O(2)
I/O(2)
I/O
I/O
I/O
I/O I/O
I/OI/O TMS I/O I/O I/O I/O I/O I/O I/O
I/O
I/O
I/O
I/O
I/O I/O
I/OI/O TCK I/O I/O I/O I/O I/O I/O(2) VCC
I/O(4)
I/O
I/O
I/O
I/O I/O
I/OI/O I/O TDI I/O I/O I/O I/O I/O I/O
I/O
I/O
I/O
I/O
I/O I/O
I/OI/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O(5)
I/O
I/O
(1) - Global Output Enable
(2) - Global Clock
(3) - Global Set/Reset
(4) - Clock Divide Reset
(5) - DataGATE Enable
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 23
Product Specification
R
Figure 9: FG324 Fine Pitch BGA
FG324 Bottom View
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
Y
AA
AB
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
I/O
NC I/O
I/OVCC I/O NC NC NC I/O NC NC I/O
I/O
I/O
I/O
I/O
I/O I/O
I/OI/O I/O I/O I/O I/O NC NC I/O I/O
I/O
I/O
I/O
I/O
I/O I/O
I/OI/O I/O I/O I/O TDO I/O I/O NC I/O
I/O
I/O
I/O
I/O
I/O I/O
I/OI/O GND I/O I/O I/O NC I/O NC I/O
I/O
I/O
I/O
I/O
GNDI/O
I/O
I/O
I/OI/O
I/O
I/O
I/OI/O
I/O
I/O
I/ONC
I/O
I/O
VCCIO2
I/OI/O GND VCCIO4 VCCIO4 VCCIO2 GND
I/O
I/O
GND
I/OI/O VCCIO4 GND GND GND VCCIO2
I/O
I/O
GND
I/OI/O VCCIO4 GND GND GND VCCIO2
I/O
I/O
GND
I/OI/O VCCIO3 GND GND GND VCCIO1
I/O
I/O
GND
I/OVCC VCCIO3 GND GND GND VCCIO1
I/O
NC
VCCIO1
NCI/O GND VCCIO3 VCCIO3 VCCIO1 GND
I/O
I/O
NCNC
I/O
I/O
I/OI/O
I/O
(1) - Global Output Enable
(2) - Global Clock
(3) - Global Set/Reset
(4) - Clock Divide Reset
(5) - DataGATE Enable
GND
VCC
I/O
I/O(1)
I/O
NC
I/O
VAUX
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
NC
I/O
I/O
I/O
NC
I/O
I/O
I/O
NC
I/O
I/O
I/O
NC
I/O
I/O
I/O
NC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/OI/O
I/O
I/O
I/O
I/O
I/O
I/O
GNDI/O
I/O
GND
I/O(2)
I/O
I/O
I/O
NC I/O
I/OI/O GND NC I/O I/O NC I/O I/O NC
I/O
I/O
I/O
I/O
I/O GND NC
I/O
I/O
I/O
I/O I/O
TCKI/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O
I/O
I/O
I/O
I/O I/O NC
I/O
I/O(2)
I/O
I/O I/O
I/OI/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O
I/O
I/O
I/O
I/O I/O(5) VCC
I/O
I/O
I/O
I/O I/O
TDITMS I/O I/O I/O I/O I/O I/O I/O I/O
I/O
I/O
I/O
I/O
I/O I/O I/O(2)
I/O(4)
NC
VCC
I/O GND I/O(1)
I/O
NC
I/O
I/O I/O I/O
I/O
I/O(1)
I/O
I/O I/O I/O
I/O
I/O(1)
I/O
I/O I/O I/O
I/O(3)
I/O
XC2C384 CoolRunner-II CPLD
24 www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
Warranty Disclaimer
THESE PRODUCTS ARE SUBJECT TO THE TERMS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED
AT http://www.xilinx.com/warranty.htm
. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF THE
PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE
THEN-CURRENT XILINX DATA SHEET FOR THE PRODUCTS. PRODUCTS ARE NOT DESIGNED TO BE FAIL-SAFE
AND ARE NOT WARRANTED FOR USE IN APPLICATIONS THAT POSE A RISK OF PHYSICAL HARM OR LOSS OF
LIFE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULLY AT THE RISK OF CUSTOMER SUBJECT TO
APPLICABLE LAWS AND REGULATIONS.
Additional Information
Additional information is available for the following CoolRunner-II topics:
XAPP784: Bulletproof CPLD Design Practices
XAPP375: Timing Model
XAPP376: Logic Engine
XAPP378: Advanced Features
XAPP382: I/O Characteristics
XAPP389: Powering CoolRunner-II
XAPP399: Assigning VREF Pins
To access these and all application notes with their associ-
ated reference designs, click the following link and scroll
down the page until you find the document you want:
CoolRunner-II Data Sheets and Application Notes
Device Packages
Revision History
The following table shows the revision history for this document.
Date Version Revision
5/31/02 1.0 Initial Xilinx release
9/23/02 1.1 Updated FT256 and TQ144 pinouts
4/16/03 1.2 Updated FG324 package, updated No Connect pins
5/30/03 2.0 Added -6, -10 characterization data
11/7/03 2.1 Corrected typo on page 1. 324-ball FG BGA package has ball pitch of 1.0mm
1/26/04 2.2 Added links to Application notes and Data sheets
5/7/04 2.3 Corrected error in package dimensions of XC2C384-10TQ144I
8/03/04 2.4 Pb-free documentation
10/01/04 2.5 Add Asynchronous Preset/Reset Pulse Width specification to AC Electrical Characteristics
01/30/05 2.6 Change to I
CCSB
MAX for Industrial devices
03/07/05 2.7 Deleted -6 speed grade. Modifications to Table 1, IOSTANDARDs
2/06/06 2.8 Change to T
SUI
for -7 speed grade. Previous value was typographical error
03/20/06 2.9 Add Warranty Disclaimer. Add note to Pin Descriptions that
GCK, GSR, and GTS pins can also
be used for general purpose I/O

XC2C384-10PQG208C

Mfr. #:
Manufacturer:
Xilinx
Description:
CPLD - Complex Programmable Logic Devices XC2C384-10PQG208C
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union