NB7L14M
http://onsemi.com
9
Application Information
All NB7L14M inputs can accept PECL, CML, LVTTL,
LVCMOS and LVDS signal levels. The limitations for
differential input signal (LVDS, PECL, or CML) are
minimum input swing of 75 mV and the maximum input
swing of 2500 mV. Within these conditions, the input
voltage can range from V
CC
to 1.2 V. Examples interfaces are
illustrated below in a 50 W environment (Z = 50 W).
50 W
V
CC
CLK
CLK
50 W
NB7L14M
V
CC
V
TCLK
V
EE
V
CC
Q
50 W 50 W
CML Driver
V
EE
Figure 15. CML to CML Interface
Z
Q
Z
Figure 16. PECL to CML Receiver Interface
50 W
Z
Z
V
CC
V
CC
PECL
Driver
CLK
CLK
50 W
NB7L14M
V
EE
V
Bias
V
TCLK
V
EE
R
T
R
T
V
EE
V
CC
R
T
5.0 V
290 W
3.3 V
150 W
2.5 V
80 W
Recommended R
T
Values
50 W
50 W
V
TCLK
V
CC
V
TCLK
V
Bias