PCA9541_7 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 7.1 — 24 June 2015 30 of 42
NXP Semiconductors
PCA9541
2-to-1 I
2
C-bus master selector with interrupt logic and reset
13. Dynamic characteristics
[1] Pass gate propagation delay is calculated from the 20 typical R
on
and the 15 pF load capacitance.
[2] After this period, the first clock pulse is generated.
[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V
IH(min)
of the SCL signal) in order to
bridge the undefined region of the falling edge of SCL.
Table 17. Dynamic characteristics
Symbol Parameter Conditions Standard-mode
I
2
C-bus
Fast-mode I
2
C-bus Unit
Min Max Min Max
t
PD
propagation delay (SDA_MSTn to
SDA_SLAVE) or
(SCL_MSTn to
SCL_SLAVE)
[1]
- 0.3 - 0.3 ns
f
SCL
SCL clock frequency 0 100 0 400 kHz
f
SCL(init/rec)
SCL clock frequency
(bus initialization/bus recovery)
50 150 50 150 kHz
t
BUF
bus free time between a STOP and
START condition
4.7 - 1.3 - s
t
HD;STA
hold time (repeated) START condition
[2]
4.0 - 0.6 - s
t
LOW
LOW period of the SCL clock 4.7 - 1.3 - s
t
HIGH
HIGH period of the SCL clock 4.0 - 0.6 - s
t
SU;STA
set-up time for a repeated START
condition
4.7 - 0.6 - s
t
SU;STO
set-up time for STOP condition 4.0 - 0.6 - s
t
HD;DAT
data hold time 0
[3]
3.45 0
[3]
0.9 s
t
SU;DAT
data set-up time 250 - 100 - ns
t
r
rise time of both SDA and SCL signals - 1000 20 + 0.1C
b
[4]
300 ns
t
f
fall time of both SDA and SCL signals - 300 20 + 0.1C
b
[4]
300 ns
C
b
capacitive load for each bus line - 400 - 400 pF
t
SP
pulse width of spikes that must be
suppressed by the input filter
- 50 - 50 ns
t
VD;DAT
data valid time HIGH-to-LOW
[5]
-1 - 1s
LOW-to-HIGH
[5]
- 0.6 - 0.6 s
t
VD;ACK
data valid acknowledge time - 1 - 1 s
INT
t
v(INT_IN-INTn)
valid time from pin INT_IN to pin INTn
signal
-4 - 4s
t
d(INT_IN-INTn)
delay time from pin INT_IN to pin INTn
inactive
-2 - 2s
t
w(rej)L
LOW-level rejection time INT_IN input 1 - 1 - s
t
w(rej)H
HIGH-level rejection time INT_IN input 0.5 - 0.5 - s
RESET
t
w(rst)L
LOW-level reset time 4 - 4 - ns
t
rst
reset time SDA clear 500 - 500 - ns
t
REC;STA
recovery time to START condition
[6][7]
0- 0 -ns