7
FN9055.12
September 30, 2015
Submit Document Feedback
Functional Pin Descriptions
14 LD SOIC
TOP VIEW
16 LD 5X5 QFN
TOP VIEW
VCC
This pin provides the bias supply for the ISL6526, ISL6526A.
Connect a well-decoupled 3.3V supply to this pin.
COMP and FB
COMP and FB are the available external pins of the error
amplifier. The FB pin is the inverting input of the internal
error amplifier and the COMP pin is the error amplifier
output. These pins are used to compensate the voltage
control feedback loop of the converter.
GND
This pin represents the signal and power ground for the IC.
Tie this pin to the ground island/plane through the lowest
impedance connection available.
PHASE
Connect this pin to the upper MOSFET’s source. This pin is
used to monitor the voltage drop across the upper MOSFET
for overcurrent protection.
UGATE
Connect this pin to the upper MOSFET’s gate. This pin
provides the PWM-controlled gate drive for the upper
MOSFET. This pin is also monitored by the adaptive
shoot-through protection circuitry to determine when the
upper MOSFET has turned off.
BOOT
This pin provides ground referenced bias voltage to the
upper MOSFET driver. A bootstrap circuit is used to create a
voltage suitable to drive a logic-level N-Channel MOSFET.
LGATE
Connect this pin to the lower MOSFET’s gate. This pin provides
the PWM-controlled gate drive for the lower MOSFET. This pin
is also monitored by the adaptive shoot-through protection
circuitry to determine when the lower MOSFET has turned off.
GATE DRIVERS
Upper Gate Source Current I
UGATE-SRC
V
BOOT
- V
PHASE
= 5V, V
UGATE
= 4V - -1 - A
Upper Gate Sink Current I
UGATE-SNK
-1- A
Lower Gate Source Current I
LGATE-SRC
V
VCC
= 3.3V, V
LGATE
= 4V - -1 - A
Lower Gate Sink Current I
LGATE-SNK
-2- A
PROTECTION/DISABLE
OCSET Current Source I
OCSET
Commercial 182022 µA
Industrial 16 20 22 µA
Disable Threshold V
DISABLE
--0.8V
NOTE:
7. Limits should be considered typical and are not production tested.
8. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization
and are not production tested.
Electrical Specifications Recommended Operating Conditions, unless otherwise noted V
CC
= 3.3V ±5% and T
A
= +25°C. (Continued)
PARAMETER SYMBOL TEST CONDITIONS
MIN
(Note 8) TYP
MAX
(Note 8) UNITS
12
14
13
4
3
2
1
LGATE
CPVOUT
UGATE
PHASE
VCC
BOOT
GND
CT1
11
7
6
5
9
8
10
CT2
OCSET
FB
CPGND
ENABLE
COMP
1
3
4
15
CPVOUT
CT1
CT2
OCSET
LGATE
GND
UGATE
BOOT
16 14 13
2
12
10
9
11
6578
PHASE
VCC
CPGND
NC
NC
FB
COMP
ENABLE
ISL6526, ISL6526A
8
FN9055.12
September 30, 2015
Submit Document Feedback
OCSET
Connect a resistor (R
OCSET
) from this pin to the drain of the
upper MOSFET (V
IN
). R
OCSET
, an internal 20µA current
source (I
OCSET
), and the upper MOSFET ON-resistance
(r
DS(ON)
) set the converter overcurrent (OC) trip point
according Equation 1:
An overcurrent trip cycles the soft-start function.
ENABLE
This pin is the open-collector enable pin. Pulling this pin to a
level below 0.8V will disable the controller. Disabling the
ISL6526, ISL6526A causes the oscillator to stop, the LGATE
and UGATE outputs to be held low, and the soft-start
circuitry to re-arm.
CT1 and CT2
These pins are the connections for the external charge
pump capacitor. A minimum of a 0.1µF ceramic capacitor is
recommended for proper operation of the IC.
CPVOUT
This pin represents the output of the charge pump. The
voltage at this pin is the bias voltage for the IC. Connect a
decoupling capacitor from this pin to ground. The value of the
decoupling capacitor should be at least 10x the value of the
charge pump capacitor. This pin may be tied to the bootstrap
circuit as the source for creating the BOOT voltage.
CPGND
This pin represents the signal and power ground for the
charge pump. Tie this pin to the ground island/plane through
the lowest impedance connection available.
Functional Description
Initialization
The ISL6526, ISL6526A automatically initialize upon receipt
of power. Special sequencing of the input supplies is not
necessary. The Power-On Reset (POR) function continually
monitors the output voltage of the charge pump. During
POR, the charge pump operates on a free running oscillator.
Once the POR level is reached, the charge pump oscillator
is synched to the PWM oscillator. The POR function also
initiates the soft-start operation after the charge pump output
voltage exceeds its POR threshold.
Soft-Start
The POR function initiates the digital soft-start sequence.
The PWM error amplifier reference is clamped to a level
proportional to the soft-start voltage. As the soft-start voltage
slews up, the PWM comparator generates PHASE pulses of
increasing width that charge the output capacitor(s). This
method provides a rapid and controlled output voltage rise.
The soft-start sequence typically takes about 6.5ms.
Figure 1 shows the soft-start sequence for a typical application.
At t0, the +3.3V VCC voltage starts to ramp-up. At time t1, the
Charge Pump begins operation and the +5V CPVOUT IC bias
voltage starts to ramp-up. Once the voltage on CPVOUT
crosses the POR threshold at time t2, the output begins the
soft-start sequence. The triangle waveform from the PWM
oscillator is compared to the rising error amplifier output
voltage. As the error amplifier voltage increases, the pulse
width on the UGATE pin increases to reach the steady-state
duty cycle at time t3.
Shoot-Through Protection
A shoot-through condition occurs when both the upper
MOSFET and lower MOSFET are turned on simultaneously,
effectively shorting the input voltage to ground. To protect
the regulator from a shoot-through condition, the ISL6526,
ISL6526A incorporate specialized circuitry which insures
that the complementary MOSFETs are not ON
simultaneously.
The adaptive shoot-through protection utilized by the
ISL6526, ISL6526A look at the lower gate drive pin, LGATE,
and the upper gate drive pin, UGATE, to determine whether
a MOSFET is ON or OFF. If the voltage from UGATE or from
LGATE to GND is less than 0.8V, then the respective
MOSFET is defined as being OFF and the complementary
MOSFET is turned ON. This method of shoot-through
protection allows the regulator to sink or source current.
Since the voltage of the lower MOSFET gate and the upper
MOSFET gate are being measured to determine the state of
the MOSFET, the designer is encouraged to consider the
repercussions of introducing external components between
the gate drivers and their respective MOSFET gates before
actually implementing such measures. Doing so may
interfere with the shoot-through protection.
Output Voltage Selection
The output voltage can be programmed to any level between
V
IN
and the internal reference, 0.8V. An external resistor
divider is used to scale the output voltage relative to the
I
PEAK
I
OCSET
xR
OCSET
r
DS ON
-------------------------------------------------=
(EQ. 1)
FIGURE 1. SOFT-START INTERVAL
0V
TIME
t2
t3
t0
CPVOUT (5V)
VCC (3.3V)
V
OUT
(2.50V)
(1V/DIV)
t1
ISL6526, ISL6526A
9
FN9055.12
September 30, 2015
Submit Document Feedback
reference voltage and feed it back to the inverting input of
the error amplifier; see Figure 2. However, since the value of
R1 affects the values of the rest of the compensation
components, it is advisable to keep its value less than 5k.
R4 can be calculated based Equation 2:
If the output voltage desired is 0.8V, simply route the output
back to the FB pin through R1, but do not populate R4.
Overcurrent Protection
The overcurrent function protects the converter from a shorted
output by using the upper MOSFET ON-resistance, r
DS(ON)
,
to monitor the current. This method enhances the converter’s
efficiency and reduces cost by eliminating a current sensing
resistor.
The overcurrent function cycles the soft-start function in a
hiccup mode to provide fault protection. A resistor (R
OCSET
)
programs the overcurrent trip level (see “Typical Application -
3.3V Input” on page 4 and “Typical Application - 5V Input” on
page 4). An internal 20µA (typical) current sink develops a
voltage across R
OCSET
that is referenced to V
IN
. When the
voltage across the upper MOSFET (also referenced to V
IN
)
exceeds the voltage across R
OCSET
, the overcurrent function
initiates a soft-start sequence.
Figure 3 illustrates the protection feature responding to an
overcurrent event. At time t0, an overcurrent condition is
sensed across the upper MOSFET. As a result, the regulator
is quickly shutdown and the internal soft-start function begins
producing soft-start ramps. The delay interval seen by the
output is equivalent to three soft-start cycles. The fourth
internal soft-start cycle initiates a normal soft-start ramp of the
output, at time t1. The output is brought back into regulation
by time t2, as long as the overcurrent event has cleared.
Had the cause of the overcurrent still been present after the
delay interval, the overcurrent condition would be sensed and
the regulator would be shut down again for another delay
interval of three soft-start cycles. The resulting hiccup mode
style of protection would continue to repeat indefinitely.
The overcurrent function will trip at a peak inductor current
(I
PEAK)
determined by Equation 3:
where I
OCSET
is the internal OCSET current source (20µA
typical). The OC trip point varies mainly due to the MOSFET
r
DS(ON)
variations. To avoid overcurrent tripping in the
normal operating load range, find the R
OCSET
resistor from
Equation 3 with:
1. The maximum r
DS(ON)
at the highest junction
temperature.
2. The minimum I
OCSET
from the specification table.
3. Determine I
PEAK
for
,
whereI is the output inductor ripple current.
For the ripple current, see Equation 11 in “Output Inductor
Selection” on page 12.
A small ceramic capacitor should be placed in parallel with
R
OCSET
to smooth the voltage across
R
OCSET
in the
presence of switching noise on the input voltage.
R4
R1 0.8V
V
OUT1
0.8V
--------------------------------------=
(EQ. 2)
FIGURE 2. OUTPUT VOLTAGE SELECTION
+
R1
C
OUT
+3.3V
V
OUT
R4
L
OUT
ISL6526,
C4
Q1
FB
UGATE
VCC
BOOT
COMP
D1
R2
C2
C1
R3
C3
PHASE
LGATE
Q2
CPVOUT
VIN
ISL6526A
FIGURE 3. OVERCURRENT PROTECTION RESPONSE
0V
TIME
V
OUT
(2.5V)
t1
t0 t2
INTERNAL SOFT-START FUNCTION
DELAY INTERVAL
I
PEAK
I
OCSET
x R
OCSET
r
DS ON
-----------------------------------------------------=
(EQ. 3)
I
PEAK
I
OUT MAX
I
2
----------+
ISL6526, ISL6526A

ISL6526CB

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
IC REG CTRLR BUCK 14SOIC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union