D1U-W-1200-12-Hx Series
AC-DC Front End Power Supply
CPS_D1U-W-1200-12-Hx.E01 Page 4 of 5
www.murata-ps.com/support
OUTPUT CONNECTOR AND SIGNAL SPECIFICATION
DC and Signal Connector: Tyco Part # 1-6450132-2, or FCI PowerBlade # 51732-021
Pin Assignment Signal Name Description
High Level
Low Level
I Max
P1, P2, P7, P8 VOUT Main output voltage
P3, P4, P5, P6 VRTN Main output voltage, return
A1 Sense +
VOUT remote sense, positive node input, connected to the
+ve load point
A2 Sense -
VOUT remote sense, negative node input, connected to the
-ve load point
C5, C6, D5, D6 V_SB Standby voltage output
C3, C4, D3, D4 V_SB Return Standby voltage, return, tied internally to Output Return
B1 I_Share Active load sharing bus 0 – 8V -4 mA / +5 mA
D1 AC_OK
Input AC Voltage “OK” signal output (Internal pull up is
10kΩ to Vsb)
>2.4V (active, OK)
<0.4V
+4 mA
-2 mA
D2 P_Good Power good signal output (Internal pull up is 10kΩ to Vsb)
>2.4V (active, Good)
<0.4V
+4 mA
-2 mA
B5 PS_Kill
Floating pin will turn off P/S (shorter pin, last-make and
first-break contact for hot plugging). This signal overrides
PS-On in disabling the Main Output
>2.1V (open, or Vsb)
<0.7V (active, PS:On)
N/A
B6 PS_Present Internally tied to Vsb return 0 V
A6 PS_On
Internal 1K ohm pull-up to Vsb, (accepts open collector/
drain drive), This signal to be pulled low to turn-on power
supply
>2.1V (open, or Vsb)
<0.7V (active, PS:On)
-4 mA
-1 mA
A3 I
2
C Data I
2
C serial data bus Vsb
A4 I
2
C Clock I
2
C serial clock bus Vsb
B2 I
2
C Adr0 Address input 0, internal pull-up to Vsb
>2.1V, < Vsb
<0.8V
±1 mA
B3 I
2
C Adr1 Address input 1, internal pull-up to Vsb
>2.1V, <Vsb
<0.8V
±1 mA
B4 I
2
C Adr2 Address input 2, internal pull-up to Vsb
>2.1V, <Vsb
<0.8V
±1 mA
D1U MATING CONNECTORS
12V D1U mat-
ing connector
Press Fit Solder
2
Straight Right Angle Straight Right Angle
MPS N/A N/A N/A 36-0430032-0
FCI 51742-10802400CALF 51762-10802400CBLF 51742-10802400AALF 51762-10802400ABLF
Tyco TBD TBD TBD TBD
2
Solder connector recommended for board thickness of <0.090
P1 P2 P3 P4 P5 P6 P7 P8 x1 x2 x3 x4 x5 x6
VOUT VOUT VRTN VRTN VRTN VRTN VOUT VOUT
AC_OK P_GOOD
V_SB
RETURN
V_SB
RETURN
V_SB
+OUT
V_SB
+OUT
D
SPARE SPARE
V_SB
RETURN
V_SB
RETURN
V_SB
+OUT
V_SB
+OUT
C
I_SHARE I
2
C ADR0 I
2
C ADR1 I
2
C ADR2 PS_KILL
PS_
PRESENT
B
SENSE + SENSE - I
2
C DATA
I
2
C
CLOCK
SPARE PS_ON A
mate-last pins