www.fairchildsemi.com 4
DM74ALS652
Switching Characteristics
over recommended operating free air temperature range (Note 6)
Note 6: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
Symbol Parameter Conditions
From (Input)
Min Max Units
To (Output)
t
PLH
Propagation Delay Time V
CC
= 4.5V to 5.5V, CBA or CAB
10 30 ns
LOW-to-HIGH Level Output C
L
= 50 pF, to A or B
t
PHL
Propagation Delay Time R
1
= R
2
= 500Ω,CBA or CAB
517ns
HIGH-to-LOW Level Output T
A
= Min to Max to A or B
t
PLH
Propagation Delay Time A or B to
518ns
LOW-to-HIGH Level Output B or A
t
PHL
Propagation Delay Time A or B to
312ns
HIGH-to-LOW Level Output B or A
t
PLH
Propagation Delay Time
LOW-to-HIGH Level Output SBA or SAB 12 35 ns
(with A or B LOW) (Note 6) to A or B
t
PHL
Propagation Delay Time
HIGH-to-LOW Level Output SBA or SAB 6 20 ns
(with A or B LOW) (Note 6) to A or B
t
PLH
Propagation Delay Time
LOW-to-HIGH Level Output SBA or SAB 6 25 ns
(with A or B HIGH) (Note 6) to A or B
t
PHL
Propagation Delay Time
HIGH-to-LOW Level Output SBA or SAB 5 20 ns
(with A or B HIGH) (Note 6) to A or B
t
PZH
Output Enable Time GBA to
317ns
to HIGH Level Output A
t
PZL
Output Enable Time GBA to
518ns
to LOW Level Output A
t
PHZ
Output Disable Time GBA to
110ns
from HIGH Level Output A
t
PLZ
Output Disable Time GBA to
216ns
from LOW Level Output A
t
PZH
Output Enable Time GAB to
622ns
to HIGH Level Output B
t
PZL
Output Enable Time GAB to
618ns
to LOW Level Output B
t
PHZ
Output Disable Time GAB to
110ns
from HIGH Level Output B
t
PLZ
Output Disable Time GAB to
216ns
from LOW Level Output B
