AD9280
–15–
DIFFERENTIAL INPUT OPERATION
The AD9280 will accept differential input signals. This function
may be used by shorting REFTS and REFBS and driving them
as one leg of the differential signal (the top leg is driven into
AIN). In the configuration below, the AD9280 is accepting a
1 V p-p signal. See Figure 29.
AIN
REFTS
REFTF
REFBF
REFBS
AD9280
0.1mF
10mF
0.1mF
0.1mF
2V
1V
AVDD/2
VREF
REFSENSE
MODE
AVDD/2
0.1mF1.0mF
Figure 29. Differential Input
AD876-8 MODE OF OPERATION
The AD9280 may be dropped into the AD876-8 socket. This
will allow AD876-8 users to take advantage of the reduced
power consumption realized when running the AD9280 on a
3.0 V analog supply.
Figure 30 shows the pin functions of the AD876-8 and AD9280.
The grounded REFSENSE pin and floating MODE pin effec-
tively put the AD9280 in the external reference mode. The
external reference input for the AD876-8 will now be placed
on the reference pins of the AD9280.
The clamp controls will be grounded by the AD876-8 socket.
The AD9280 has a 3 clock cycle delay compared to a 3.5 cycle
delay of the AD876-8.
4V
2V
0.1mF
0.1mF
AVDD
10mF
0.1mF
4V
2V
AIN
REFTS
REFTF
REFBF
REFBS
CLAMP
REFSENSE
AD9280
MODENC
CLAMPIN
OTR
VREF
0.1mF
Figure 30. AD876 Mode
CLOCK INPUT
The AD9280 clock input is buffered internally with an inverter
powered from the AVDD pin. This feature allows the AD9280
to accommodate either +5 V or +3.3 V CMOS logic input sig-
nal swings with the input threshold for the CLK pin nominally
at AVDD/2.
The pipelined architecture of the AD9280 operates on both
rising and falling edges of the input clock. To minimize duty
cycle variations the recommended logic family to drive the clock
input is high speed or advanced CMOS (HC/HCT, AC/ACT)
logic. CMOS logic provides both symmetrical voltage threshold
levels and sufficient rise and fall times to support 32 MSPS
operation. The AD9280 is designed to support a conversion rate
of 32 MSPS; running the part at slightly faster clock rates may
be possible, although at reduced performance levels. Conversely,
some slight performance improvements might be realized by
clocking the AD9280 at slower clock rates.
t
CL
t
CH
t
C
25ns
DATA 1
DATA
OUTPUT
INPUT
CLOCK
ANALOG
INPUT
S1
S2
S3
S4
Figure 31. Timing Diagram
The power dissipated by the output buffers is largely propor-
tional to the clock frequency; running at reduced clock rates
provides a reduction in power consumption.
DIGITAL INPUTS AND OUTPUTS
Each of the AD9280 digital control inputs, THREE-STATE
and STBY are reference to analog ground. The clock is also
referenced to analog ground.
The format of the digital output is straight binary (see Figure
32). A low power mode feature is provided such that for STBY
= HIGH and the clock disabled, the static power of the AD9280
will drop below 5 mW.
OTR
–FS+1LSB
–FS
+FS
+FS–1LSB
Figure 32. Output Data Format
HIGH
IMPEDANCE
t
DHZ
t
DEN
THREE-
STATE
DATA
(D0–D9)
Figure 33. Three-State Timing Diagram
REV. E
AD9280
–16–
APPLICATIONS
DIRECT IF DOWN CONVERSION USING THE AD9280
Sampling IF signals above an ADC’s baseband region (i.e., dc
to F
S
/2) is becoming increasingly popular in communication
applications. This process is often referred to as Direct IF Down
Conversion or Undersampling. There are several potential ben-
efits in using the ADC to alias (i.e., or mix) down a narrowband
or wideband IF signal. First and foremost is the elimination of a
complete mixer stage with its associated amplifiers and filters,
reducing cost and power dissipation. Second is the ability to
apply various DSP techniques to perform such functions as
filtering, channel selection, quadrature demodulation, data
reduction, detection, etc. A detailed discussion on using this
technique in digital receivers can be found in Analog Devices
Application Notes AN-301 and AN-302.
In Direct IF Down Conversion applications, one exploits the
inherent sampling process of an ADC in which an IF signal
lying outside the baseband region can be aliased back into the
baseband region in a similar manner that a mixer will down-
convert an IF signal. Similar to the mixer topology, an image
rejection filter is required to limit other potential interfering
signals from also aliasing back into the ADC’s baseband region.
A tradeoff exists between the complexity of this image rejection
filter and the sample rate as well as dynamic range of the ADC.
The AD9280 is well suited for various narrowband IF sampling
applications. The AD9280’s low distortion input SHA has a
full-power bandwidth extending to 300 MHz thus encompassing
many popular IF frequencies. The AD9280 will typically yield
an improvement in SNR when configured for the 2 V span, the
1 V span provides the optimum full-scale distortion perfor-
mance. Furthermore, the 1 V span reduces the performance
requirements of the input driver circuitry and thus may be
more practical for system implementation purposes.
Figure 34 shows a simplified schematic of the AD9280 config-
ured in an IF sampling application. To reduce the complexity of
the digital demodulator in many quadrature demodulation ap-
plications, the IF frequency and/or sample rate are selected such
0.1mF
AIN
REFTS
AD9280
REFBS
REFSENSE
VREF
AVDD
200V
1kV
1kV
50V
93.1V
280V
50V
22.1V
200V
SAW
FILTER
OUTPUT
50V
BANDPASS
FILTER
G
1
= 20dB G
2
= 12dB L-C
MINI CIRCUITS
T4 - 6T
1:4
0.1mF1.0mF
Figure 34. Simplified AD9280 IF Sampling Circuit
that the bandlimited IF signal aliases back into the center of the
ADC’s baseband region (i.e., F
S
/4). For example, if an IF sig-
nal centered at 45 MHz is sampled at 20 MSPS, an image of
this IF signal will be aliased back to 5.0 MHz which corre-
sponds to one quarter of the sample rate (i.e., F
S
/4). This
demodulation technique typically reduces the complexity of the
post digital demodulator ASIC which follows the ADC.
To maximize its distortion performance, the AD9280 is config-
ured in the differential mode with a 1 V span using a transformer.
The center tap of the transformer is biased at midsupply via a
resistor divider. Preceding the AD9280 is a bandpass filter as
well as a 32 dB gain stage. A large gain stage may be required
to compensate for the high insertion losses of a SAW filter used
for image rejection. The gain stage will also provide adequate
isolation for the SAW filter from the charge “kick back” currents
associated with AD9280’s input stage.
The gain stage can be realized using one or two cascaded
AD8009 op amps amplifiers. The AD8009 is a low cost, 1 GHz,
current-feedback op amp having a 3rd order intercept character-
ized up to 250 MHz. A passive bandpass filter following the
AD8009 attenuates its dominant 2nd order distortion products
which would otherwise be aliased back into the AD9280’s
baseband region. Also, it reduces any out-of-band noise which
would also be aliased back due to the AD9280’s noise band-
width of 220+ MHz. Note, the bandpass filters specifications
are application dependent and will affect both the total distor-
tion and noise performance of this circuit.
The distortion and noise performance of an ADC at the given
IF frequency is of particular concern when evaluating an ADC
for a narrowband IF sampling application. Both single-tone and
dual-tone SFDR vs. amplitude are very useful in assessing an
ADC’s noise performance and noise contribution due to aper-
ture jitter. In any application, one is advised to test several units
of the same device under the same conditions to evaluate the
given applications sensitivity to that particular device.
REV. E
AD9280
–17–
Figures 35–38 combine the dual-tone SFDR as well as single
tone SFDR and SNR performance at IF frequencies of 45 MHz,
70 MHz, 85 MHz and 135 MHz. Note, the SFDR vs. ampli-
tude data is referenced to dBFS while the single tone SNR data
INPUT POWER LEVEL – dBFS
70
0
–0.5 –40–5
WORST CASE SPURIOUS – dBFS
SNR – dBc
–10 –15 –20 –25 –30 –35
60
40
30
20
10
50
SNR
DUAL TONE SFDR
SINGLE TONE SFDR
CLK = 25.7MHz
SINGLE TONE = 45.5MHz
DUAL TONE F1 = 44.5MHz
F2 = 45.5MHz
Figure 35. SNR/SFDR for IF @ 45 MHz
INPUT POWER LEVEL – dBFS
70
0
–0.5 –40–5
WORST CASE SFDR – dBFS
SNR – dBc
–10 –15 –20 –25 –30 –35
60
40
30
20
10
50
SNR
DUAL TONE SFDR
SINGLE TONE SFDR
CLK = 31.1MHz
SINGLE TONE = 70.5MHz
DUAL TONE F1 = 69.5MHz
F2 = 70.5MHz
Figure 36. SNR/SFDR for IF @ 70 MHz
is referenced to dBc. The AD9280 was operated in the differen-
tial mode (via transformer) with a 1 V span. The analog sup-
ply (AVDD) and the digital supply (DRVDD) were set to +5 V
and 3.3 V, respectively.
INPUT POWER LEVEL – dBFS
80
0
–0.5 –40–5
WORST CASE SPURIOUS – dBFS
SNR – dBc
–10 –15 –20 –25 –30 –35
70
40
30
20
10
60
50
SNR
DUAL TONE SFDR
SINGLE TONE SFDR
CLK = 30.9MHz
SINGLE TONE = 85.5MHz
DUAL TONE F1 = 84.5MHz
F2 = 85.5MHz
Figure 37. SNR/SFDR for IF @ 85 MHz
INPUT POWER LEVEL – dBFS
70
0
–0.5 –40–5
WORST CASE SPURIOUS – dBFS
SNR – dBc
–10 –15 –20 –25 –30 –35
60
40
30
20
10
50
SNR
SINGLE TONE SFDR
FS = 32MHz
SINGLE TONE = 135.5MHz
F1 = 134.5MHz
F2 = 135.5MHz
DUAL TONE SFDR
Figure 38. SNR/SFDR for IF @ 135 MHz
REV. E

AD9280ARSZ

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Analog to Digital Converters - ADC 8B Complete 32 MSPS
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet