40
®
sretemaraPtupnI )1(
ledoM 5D5U21PGD 21D5U21PGD 51D5U21PGD stinU
)2(egnaRegatloV
NIM
XAM
5.3
61
CDV
daoLoNtnerruCtupnI
daoL%57
PYT
PYT
41
0032
32
0562
82
0862
Am
ycneuqerFgnihctiwSPYT06zHk
,egatlovrevOtupnImumixaM
mumixaMsm001
XAM02CDV
,emiTno-nruT
rorrEtuptuO%1
PYT51sm
sretemaraPtuptuO)1(
ledoM 5D5U21PGD21D5U21PGD51D5U21PGDstinU
egatloVtuptuO ±5±21±51CDV
ycaruccAegatloVtuptuO
NIM
PYT
XAM
59.4
00.5
50.5
09.11
00.21
01.21
09.41
00.51
01.51
CDV
ecnalaBtuptuO
daoLlluF,tuptuOsuniMotsulP
PYT
XAM
1.0<
0.1
%
)3(egnaRdaoLdetaR
NIM
XAM
0
±0001
0
±005
0
±004
Am
)4(noitalugeRdaoL
CDV21=niV
PYT
XAM
1.0
7.0
1.0
5.0
1.0
5.0
%
)5(noitalugeRssorCPYT333%
noitalugeReniL
CDVxaM-niM=niV
PYT
XAM
1.0
2.0
%
)6(ytilibatSmreTtrohSPYT50.0<srH42/%
ytilibatSmreTgnoLPYT1.0<srHk/%
)7(kaeP-kaeP,esioNPYT0210505Vm
PP
wbzHM1-10.0,esioNSMR
PYT
535151Vm
smr
tneiciffeoCerutarepmeT
PYT
XAM
05
051
/mpp°C
otnoitcetorPtiucriCtrohS
stuptuOllarofnommoC
timiLtnerruCmreTtrohS
NOTES
(1) All parameters measured at Tc=25°C, nominal input voltage and full rated load unless otherwise
noted. Refer to the DC/DC Technical Reference Section for the definition of terms, measurement
circuits and other information.
(2) Reduced output power available below 9 volts input. See DGP12 Series Applications Notes for more
information.
(3) No minimum load required for operation.
(4) Load regulation is defined for loading/unloading both outputs simultaneously. Load range is 25 to
100%.
(5) Cross regulation is defined for loading/unloading one output while the other output is kept at full
load. Load range is 25 to 100%.
(6) Short term stability is specified after a 30 minute warmup at full load, constant line and recording the
drift over a 24 hour period.
(7) Noise is measured per DC/DC Technical Reference Section. Measurement bandwidth is 0-20 MHz for
peak-peak measurements, 10 kHz to 1 MHz for RMS measurements. Output noise is measured with a
1µF/35V Tantalum capacitor located 1" away from the converter to simulate PCB standard decoupling.
DGP12 SERIES APPLICATION NOTES:
External Capacitance Requirements
No external capacitance is required for operation of the DGP12
Series. To meet the reflected ripple requirements of the converter,
an input impedance of less than 0.05 Ohms from DC to 100KHz is
required. If a capacitive input source is farther than 1” from the
converter, an additional capacitor may be required at the input
pins for proper operation. External output capacitance is not
required for operation, however it is recommended that 1mF to
10mF of tantalum and 0.001 to 0.1mF ceramic capacitance be
selected for reduced system noise. Additional output capacitance
may be added for increased filtering, but should not exceed 400mF.
Output Power
The available output power of the DGP12 Series is reduced when
operating below 9 volts. See Input Voltage Derating curve. Below
4.6 volts the output power is derated to 50% at 3.5 volts.
(continued next page)
DGP12 SERIES - DUAL OUTPUT