ISL9016IRUGWZ-T

ISL9016
10
Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted
in the quality certifications found at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time
without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be
accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN6832.1
May 16, 2011
For additional products, see www.intersil.com/product_tree
Input and Output Capacitors
The ISL9016 provides a linear regulator that has low quiescent
current, fast transient response, and overall stability across the
recommended operating conditions. A ceramic capacitor (X5R or
X7R) with a capacitance of 1µF to 4.7µF with an ESR up to 200m
is suitable for the ISL9016 to maintain its output stability. The
ground connection of the output capacitor should be connected
directly to the GND pin of the device, and also placed close to the
device. Similarly for the input capacitor, usually a 1µF ceramic
capacitor (X5R or X7R) is suitable for most cases, but if large, fast
rising-time load transient condition is expected, a higher value
input capacitor may be necessary to achieve better performance.
Board Layout Recommendations
A good PCB layout will be an important step to achieve good
performance. It is recommended to design the board with
separate ground planes for input and output, and connect both
ground planes at the GND pin of the device. Consideration should
be taken when placing the components and route the trace to
minimize the ground impedance, as well as keep the parasitic
inductance low. Usually the input/output capacitors should be
placed close to the device with good ground connection.
Products
Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products
address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks.
Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products
for a
complete list of Intersil product families.
*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page
on intersil.com: ISL9016
To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff
FITs are available from our website at: http://rel.intersil.com/reports/sear
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make
sure you have the latest revision.
DATE REVISION CHANGE
April 26, 2011 FN6832.1 Added ISL9016IRUCCZ-T to Ordering Information table.
January 22, 2009 FN6832.0 Initial release.
ISL9016
11
FN6832.1
May 16, 2011
Ultra Thin Dual Flat No-Lead Plastic Package (UTDFN)
B
D
A
E
0.15 C
2X
PIN 1
TOP VIEW
0.15 C
2X
REFERENCE
DETAIL A
0.10 C
0.08 C
6X
A3
C
SEATING
PLANE
L
e
46
31
BOTTOM VIEW
SIDE VIEW
0.10 CAB
b6X
DETAIL A
0.127 +0.058
A1
A1
A
0.127±0.008
64
13
M
CO.2
1.00 REF
D2
DAP SIZE 1.30 x 0.76
E2
-0.008
TERMINAL THICKNESS
0.30
1.00
0.45
0.50
0.25
1.25
2.00
1.00
LAND PATTERN
6
L6.1.6x1.6A
6 LEAD ULTRA THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE
SYMBOL
MILLIMETERS
NOTESMIN NOMINAL MAX
A
0.45 0.50 0.55
-
A1
- - 0.05
-
A3
0.127 REF
-
b
0.15 0.20 0.25
-
D
1.55 1.60 1.65
4
D2 0.40 0.45 0.50 -
E
1.55 1.60 1.65
4
E2
0.95 1.00 1.05
-
e
0.50 BSC
-
L
0.25 0.30 0.35
-
Rev. 1 6/06
NOTES:
1. Dimensions are in mm. Angles in degrees.
2. Coplanarity applies to the exposed pad as well as the terminals.
Coplanarity shall not exceed 0.08mm.
3. Warpage shall not exceed 0.10mm.
4. Package length/package width are considered as special
characteristics.
5. JEDEC Reference MO-229.
6. For additional information, to assist with the PCB Land Pattern
Design effort, see Intersil Technical Brief TB389.

ISL9016IRUGWZ-T

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
LDO Voltage Regulators DLLDO W/LW NOISE HI PSRR LW IQ 1 6 X 1 6
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union