REV. B
–12–
AD724
With the crystal selection circuit described above, the unse-
lected crystal and diode provide additional shunt capacitance
across the selected crystal. The evaluation board tested actually
required no additional capacitance in order to run at the
proper frequency for each video standard. However, depending
on the layout, some circuits might require a small capacitor
from FIN (Pin 3) to ground to operate with the chrominance
at the proper frequency.
SUBCARRIER FREQUENCY MEASUREMENT
It is extremely difficult to measure the oscillation frequency of
the AD724 when operating with a crystal. The only place where
a CW oscillation is present is at the FIN pin. However, probing
with any type of probe (even a low capacitance FET probe) at
this node will either kill the oscillation or change the frequency
of oscillation, so the unprobed oscillating frequency cannot be
discerned. Neither the composite video nor chroma signals have
the subcarrier represented in a CW fashion. (The LUMA signal
does not contain any of the subcarrier.) This makes it virtually
impossible to accurately measure the subcarrier frequency of
these signals with any oscilloscope technique.
Two methods have been found to accurately measure the sub-
carrier oscillating frequency. The first uses a spectrum analyzer
like the HP3585A that has an accurate frequency counter built
in. By looking at either the COMP or CHROMA output of the
AD724, a spectrum can be observed that displays the tone of
the subcarrier frequency as the largest lobe.
The CHROMA or COMP output of the AD724 should be
input into the spectrum analyzer either by means of a scope
probe into the 1␣ M input port or a 75␣ cable that can be
directly terminated by the 75␣ input termination selection of
the HP3585A. Each of these signals has present at least the
color burst signal on almost every line, which will be the domi-
nant tone in the frequency band near its nominal frequency.
Sidelobes will be observed on either side of the central lobe
spaced at 50␣ Hz (PAL) or 60␣ Hz (NTSC) intervals due to the
vertical scanning rate of the video signals. There will also be
sidelobes on either side at about 15.75␣ kHz intervals, but these
will not be observable with the span set to only a few kHz.
The center frequency of the spectrum analyzer should be set to
the subcarrier frequency of the standard that is to be observed.
The span should be set to 1␣ kHz–3 kHz and the resolution
bandwidth (RBW) set to between 10␣ Hz to 100 Hz. A combina-
tion of wider frequency span and narrower RBW will require a
long time for sweeping the entire range. Increasing the RBW
will speed up the sweep at the expense of widening the “humps”
in the subcarrier tone and the sideband tones.
Once the subcarrier is located, it can be moved to the center of
the display and the span can be narrowed to cover only that range
necessary to see it. The RBW can then be narrowed to produce
an acceptably fast sweep with good resolution.
The marker can now be placed at the location of the subcarrier
tone and the frequency counter turned on. The next scan across
the location of the marker will measure and display the subcarrier
frequency to better than 1␣ Hz resolution.
A second means for measuring the subcarrier frequency of an
AD724 operating from a crystal involves equipment more spe-
cialized than a spectrum analyzer. The technique requires a
Tektronix VM700A video system measurement instrument.
R1
10kV
Y1
Y2
CR1
IN4148
CR2
IN4148
STND
AD724
FIN
HC04
U1
OPTIONAL
NOTES: Y1 = 3.579545MHz
Y2 = 4.433620MHz
R2
10kV
PALNTSC
0-5pF
Figure 17.␣ Crystal Selection Circuit
Pin 1 (STND) of the AD724 is used to program the internal
operation for either NTSC (HIGH) or PAL (LOW). For NTSC
operation in this application the HIGH signal is also used to
drive R1 and the input of inverter U1. This creates a LOW
signal at the output of U1.
The HIGH (+5 V) signal applied to R1 forward biases CR1 with
approximately 450␣ µA of current. This turns the diode “on” (low
impedance with a forward voltage of approximately 0.6␣ V) and
selects Y1 as the crystal to run the oscillator on the AD724. The
bias across the diode does not affect the operation of the
oscillator.
The LOW (0 V) output of the inverter U1 is applied to R2. This
creates a 0 V bias condition across CR2 because its cathode is
also at ground potential. This diode is now in the “off” (high
impedance) state, because it takes approximately 600 mV of
forward bias to turn a diode “on” to any significant degree. The
“off” condition of the diode does, however, look like a capacitor
of a few pF.
For PAL operation, the STND signal that drives Pin 1 is set LOW
(0 V). This programs the AD724 for PAL operation, deselects the
NTSC crystal (Y1), because CR1 has no bias voltage across it and
selects the PAL crystal (Y2) by forward biasing CR2.
In order to ensure that the circuits described above operate
under the same conditions with either crystal selected, it is im-
portant to use a logic signal from a CMOS type logic family
whose output swings fully from ground to +5␣ V when operating
on a +5␣ V supply. Other TTL type logic families don’t swing
this far and might cause problems as a result of variations in the
diode bias voltages between the two different crystal selection
modes.
FREQUENCY TUNING
A parallel resonant crystal, is the type required for the AD724
oscillator, will work at its operating frequency when it has a
specified capacitance in parallel with its terminals. For the
AD724 evaluation board, it was found that approximately 10␣ pF
was required across either the PAL or NTSC crystal for proper
tuning. The parallel capacitance specified for these crystals is
17␣ pF for the NTSC crystal and 20␣ pF for the PAL crystal. The
parasitic capacitance of the PC board, packaging and the internal
circuitry of the AD724 appear to be contributing 7␣ pF–10 pF in
shunt with the crystal. A direct measurement of this was not
made, but the value is inferred from the measured results.
AD724
REV. B
–13–
The crystal should be a parallel resonant type at the appropriate
frequency (NTSC or PAL, 1FSC or 4FSC). The series combi-
nation of C1 and C2 should be approximately equal to the crys-
tal manufacturer’s specification for the parallel capacitance
required for the crystal to operate at its specified frequency. C1
will usually want to be a somewhat smaller value because of the
input parasitic capacitance of the inverter. If it is desired to tune
the frequency to greater accuracy, C1 can be made still smaller
and a parallel adjustable capacitor can be used to adjust the
frequency to the desired accuracy.
Resistor R2 serves to provide the additional phase shift
required by the circuit to sustain oscillation. It can be sized by
R2 = 1/(2 ×
π
× f × C2). Other functions of R2 are to provide a
low-pass filter that suppresses oscillations at harmonics of the
fundamental of the crystal, and to isolate the output of the in-
verter from the strange load that the crystal network presents.
The basic oscillator described above is buffered by U1B to drive
the AD724 FIN pin and other devices in the system. For a
system that requires both an NTSC and PAL oscillator, the
circuit can be duplicated by using a different pair of inverters
from the same package.
Dot Crawl
Numerous distortions are apparent in the presentation of com-
posite signals on TV monitors. These effects will vary in degree,
depending on the circuitry used by the monitor to process the
signal, and on the nature of the image being displayed. It is
generally not possible to produce pictures on a composite moni-
tor that are as high quality as those produced by standard qual-
ity RGB, VGA monitors.
One well known distortion of composite video images is called
dot crawl. It shows up as a moving dot pattern at the interface
between two areas of different color. It is caused by the inability
of the monitor circuitry to adequately separate the luminance
and chrominance signals.
One way to prevent dot crawl is to use a video signal with sepa-
rate luminance and chrominance. Such a signal is referred to as
S-video or Y/C video. Since the luminance and chrominance are
already separated, the monitor does not have to perform this
function. The S-Video outputs of the AD724 can be used to
create higher quality pictures when there is an S-Video input
available on the monitor.
Flicker
In a VGA conversion application, where the software controlled
registers are correctly set, two techniques are commonly used by
VGA controller manufacturers to generate the interlaced signal.
Each of these techniques introduces a unique characteristic into
the display created by the AD724. The artifacts described below
are not due to the encoder or its encoding algorithm as all en-
coders will generate the same display when presented with these
inputs. They are due to the method used by the controller dis-
play chip to convert a noninterlaced output to an interlaced
signal.
The first interlacing technique outputs a true interlaced signal
with odd and even fields (one each to a frame Figure 19a). This
provides the best picture quality when displaying photography,
CD video and animation (games, etc.). It will, however intro-
duce a defect, commonly referred to as flicker, into the display.
The VM700A has a special measurement mode that enables it
to directly measure the frequency of one subcarrier in a video
waveform with respect to an internally stored reference or a
simultaneously supplied reference. The instrument gives a read-
ing of the relative frequencies of the reference and test signals in
units of 0.1␣ Hz. This is not a direct reading of the subcarrier
frequency in MHz but a relative reading in Hz of the difference
in frequency between the two signals.
If the reference video source is supplied by a video generator
that has a CW subcarrier output, its CW subcarrier can be
measured with a frequency counter to accurately determine its
frequency. The AD724 circuit under test can then be measured
relative to this reference by using the built in color burst mea-
suring function of the VM700A, and the offset frequency
measured can be added to or subtracted from the measured
frequency of the CW subcarrier to determine the operating
frequency of the DUT.
It should be noted that the VM700A is a highly specialized
video measurement instrument. In order for it to synchronize
on a video signal, the synchronization pattern of the signal must
adhere very closely to the appropriate video standard. In par-
ticular, a video signal that is missing equalization and serration
pulses from the vertical blanking interval will cause the “Loss of
Sync” message to be displayed by the VM700A. Many such
signals might make a perfectly acceptable picture on a monitor,
but will not be recognized by the VM700A.
Low Cost Crystal Oscillator
If a crystal is used with the on-chip oscillator of the AD724,
there will be no CW clock available that can be used elsewhere
in the system: the only AD724 signals that output this fre-
quency are the chrome and composite that have only colorburst
and chrominance at the subcarrier frequency. These cannot be
used for clocking other devices.
A low cost oscillator can be made to provide a CW clock that
can be used to drive both the AD724 FIN and other devices in
the system that require a clock at this frequency. In addition,
the same technique can be used to make a clock signal at a
4FSC, which might be required by other devices and can also
be used to drive the FIN pin of the AD724.
Figure 18 shows a circuit that uses one inverter of a 74HC04
package to create a crystal oscillator and another inverter to
buffer the oscillator and drive other loads. The logic family
must be a CMOS type that can support the frequency of opera-
tion, and it must NOT be a Schmitt trigger type of inverter.
Resistor R1 from input to output of U1A linearizes the inverter’s
gain so it provides useful gain and a 180 degree phase shift to
drive the oscillator.
R1
1MV
Y1
TO PIN 3
OF AD724
U1A U1B
R2
1kV
C2
60pF
C1
47pF
C3
~
15pF
(OPT)
TO OTHER
DEVICE CLOCKS
HC04
HC04
Figure 18. Low Cost Crystal Oscillator
REV. B
–14–
AD724
computer to fit correctly on the screen of a television. A list of
known devices is available through Analog Devices’ Applica-
tions group, but the most complete and current information will
be available from the manufacturers of graphics controller ICs.
Synchronous vs. Asynchronous Operation
The source of RGB video and synchronization used as an input
to the AD724 in some systems is derived from the same clock
signal as used for the AD724 subcarrier input (FIN). These
systems are said to be operating synchronously. In systems
where two different clock sources are used for these signals, the
operation is called asynchronous.
The AD724 supports both synchronous and asynchronous
operation, but some minor differences might be noticed be-
tween them. These can be caused by some details of the inter-
nal circuitry of the AD724.
There is an attempt to process all of the video and synchroniza-
tion signals totally asynchronous with respect to the subcarrier
signal. This was achieved everywhere except for the sampled
delay line used in the luminance channel to time align the lumi-
nance and chrominance. This delay line uses a signal at eight
times the subcarrier frequency as its clock.
The phasing between the delay line clock and the luminance
signal (with inserted composite sync) will be constant during
synchronous operation, while the phasing will demonstrate a
periodic variation during asynchronous operation. The jitter of
the asynchronous video output will be slightly greater due to
these periodic phase variations.
1
22
1
3
3
4
4
5
6
5
6
77
NONINTERLACED ODD FIELD EVEN FIELD
+=
a. Conversion of Noninterlace to Interlace
2
1
3
4
5
6
7
NONINTERLACED ODD FIELD EVEN FIELD
1
2
3
4
5
6
7
+=
b. Line Doubled Conversion Technique
2
1
3
4
5
6
7
=+
NONINTERLACED ODD FIELD EVEN FIELD
1
2
3
4
5
6
7
c. Line Averaging Technique
Figure 19.
Flicker is a fundamental defect of all interlaced displays and is
caused by the alternating field characteristic of the interlace
technique. Consider a one pixel high black line that extends
horizontally across a white screen. This line will exist in only
one field and will be refreshed at a rate of 30 Hz (25 Hz for
PAL). During the time that the other field is being displayed the
line will not be displayed. The human eye is capable of detect-
ing this, and the display will be perceived to have a pulsating or
flickering black line. This effect is highly content-sensitive and
is most pronounced in applications where text and thin
horizontal lines are present. In applications such as CD video,
photography and animation, portions of objects naturally
occur in both odd and even fields and the effect of flicker is
imperceptible.
The second commonly used technique is to output an identical
odd and even field (Figure 19b). This ignores the data that natu-
rally occurs in one of the fields. In this case the same one pixel
high line mentioned above would appear as a two pixel high line
(one pixel high in both the odd and even field) or will not appear at
all if it is in the data that is ignored by the controller. Which of
these cases occurs is dependent on the placement of the line on
the screen. This technique provides a stable (i.e., nonflickering)
display for all applications, but small text can be difficult to read
and lines in drawings (or spreadsheets) can disappear. As above,
graphics and animation are not particularly affected although
some resolution is lost.
There are methods to dramatically reduce the effect of flicker and
maintain high resolution. The most common is to ensure that
display data never exists solely in a single line. This can be ac-
complished by averaging/weighting the contents of successive/
multiple noninterlaced lines prior to creating a true interlaced
output (Figure 19c). In a sense this provides an output that will
lie between the two extremes described above. The weight or
percentage of one line that appears in another, and the number
of lines used, are variables that must be considered in develop-
ing a system of this type. If this type of signal processing is per-
formed, it must be completed prior to the data being presented
to the AD724 for encoding.
Vertical Scaling
In addition to converting the computer generated image from
noninterlaced to interlaced format, it is also necessary to scale
the image down to fit into NTSC or PAL format. The most
common vertical lines/screen for VGA display are 480 and 600
lines. NTSC can accommodate approximately 400 visible lines/
frame (200 per field), PAL can accommodate 576 lines/frame
(288 per field). If scaling is not performed, portions of the
original image will not appear in the television display.
This line reduction can be performed by merely eliminating
every Nth (6th line in converting 480 lines to NSTC or every 25th
line in converting 600 lines to PAL). This risks generation of jagged
edges and jerky movement. It is best to combine the scaling with
the interpolation/averaging technique discussed above to ensure
that valuable data is not arbitrarily discarded in the scaling pro-
cess. Like the flicker reduction technique mentioned above, the
line reduction must be accomplished prior to the AD724 encod-
ing operation.
There is a new generation of VGA controllers on the market
specifically designed to utilize these techniques to provide a
crisp and stable display for both text and graphics oriented ap-
plications. In addition, these chips rescale the output from the

AD724JRZ-RL

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Video ICs RGB-NTSC/PAL ENCODER
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet