Product Specifications
PART NO.:
VL47B5663A-F8SE-I
REV: 1.0
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA ww w.virtium.com 7
AC TIMING PARAMETERS & SPECIFICATIONS
Parameter
Symbol
K0
(DDR3-1600)
K9
(DDR3-1333)
F8
(DDR3-1066)
Unit
MIN
MAX
MIN
MAX
MIN
MAX
Clock Timing
Minimum Clock Cycle Time (DLL off mode)
tCK(DLL_OFF)
8
-
8
-
8
-
ns
Average Clock Period
tCK(avg)
1.25
<1.50
1.5
<1.875
1.875
<2.5
ns
Clock Period
tCK(abs)
tCK(avg)min
+
tJIT(per)min
tCK(avg)max
+
tJIT(per)max
tCK(avg)min
+
tJIT(per)min
tCK(avg)max
+
tJIT(per)max
tCK(avg)min
+
tJIT(per)min
tCK(avg)max
+
tJIT(per)max
ns
Average high pulse width
tCH(avg)
0.47
0.53
0.47
0.53
0.47
0.53
tCK(avg)
Average low pulse width
tCL(avg)
0.47
0.53
0.47
0.53
0.47
0.53
tCK(avg)
Clock Period Jitter
tJIT(per)
-70
70
-80
80
-90
90
ps
Clock Period Jitter during DLL locking period
tJIT(per, lck)
-60
60
-70
70
-80
80
ps
Cycle to Cycle Period Jitter
tJIT(cc)
140
160
180
ps
Cycle to Cycle Period Jitter during DLL locking period
tJIT(cc, lck)
120
140
160
ps
Cumulative error across 2 cycles
tERR(2per)
-103
103
-118
118
-132
132
ps
Cumulative error across 3 cycles
tERR(3per)
-122
122
-140
140
-157
157
ps
Cumulative error across 4 cycles
tERR(4per)
-136
136
-155
155
-175
175
ps
Cumulative error across 5 cycles
tERR(5per)
-147
147
-168
168
-188
188
ps
Cumulative error across 6 cycles
tERR(6per)
-155
155
-177
177
-200
200
ps
Cumulative error across 7 cycles
tERR(7per)
-163
163
-186
186
-209
209
ps
Cumulative error across 8 cycles
tERR(8per)
-169
169
-193
193
-217
217
ps
Cumulative error across 9 cycles
tERR(9per)
-175
175
-200
200
-224
224
ps
Cumulative error across 10 cycles
tERR(10per)
-180
180
-205
205
-231
231
ps
Cumulative error across 11 cycles
tERR(11per)
-184
184
-210
210
-237
237
ps
Cumulative error across 12 cycles
tERR(12per)
-188
188
-215
215
-242
242
ps
Cumulative error across n = 13, 14 ... 49, 50 cycles
tERR(nper)
tERR(nper)min =(1+ 0.68ln(n))*tJIT(per)min
tERR(nper)max=(1+ 0.68ln(n))*tJIT(per)max
ps
Absolute clock HIGH pulse width
tCH(abs)
0.43
-
0.43
-
0.43
-
tCK(avg)
Absolute clock Low pulse width
tCL(abs)
0.43
-
0.43
-
0.43
-
tCK(avg)
Data Timing
DQS,DQS# to DQ skew, per group, per access
tDQSQ
-
100
-
125
-
150
ps
DQ output hold time from DQS, DQS#
tQH
0.38
-
0.38
-
0.38
-
tCK(avg)
DQ low-impedance time from CK, CK#
tLZ(DQ)
-450
225
-500
250
-600
300
ps
DQ high-impedance time from CK, CK#
tHZ(DQ)
-
225
-
250
-
300
ps
Data setup time to DQS, DQS# referenced to Vih(ac)Vil(ac)
levels
tDS(base)
(AC175)
-
-
-
-
25
-
ps
Data setup time to DQS, DQS# referenced to Vih(ac)Vil(ac)
levels
tDS(base)
(AC150)
10
-
30
-
-
-
ps
Data hold time to DQS, DQS# referenced to Vih(ac)Vil(ac)
levels
tDH(base)
45
-
65
-
100
-
ps
DQ and DM Input pulse width for each input
tDIPW
360
-
400
-
490
-
ps
Product Specifications
PART NO.:
VL47B5663A-F8SE-I
REV: 1.0
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA ww w.virtium.com 8
AC TIMING PARAMETERS & SPECIFICATIONS
Parameter
Symbol
K0
(DDR3-1600)
K9
(DDR3-1333)
F8
(DDR3-1066)
Unit
MIN
MAX
MIN
MAX
MIN
MAX
Data Strobe Timing
DQS, DQS# READ Preamble
tRPRE
0.9
-
0.9
-
0.9
-
tCK
DQS, DQS# differential READ Postamble
tRPST
0.3
-
0.3
-
0.3
-
tCK
DQS, DQS# output high time
tQSH
0.4
-
0.4
-
0.38
-
tCK(avg)
DQS, DQS# output low time
tQSL
0.4
-
0.4
-
0.38
-
tCK(avg)
DQS, DQS# WRITE Preamble
tWPRE
0.9
-
0.9
-
0.9
-
tCK
DQS, DQS# WRITE Postamble
tWPST
0.3
-
0.3
-
0.3
-
tCK
DQS, DQS# rising edge output access time from rising CK,
CK#
tDQSCK
-225
225
-255
255
-300
300
ps
DQS, DQS# low-impedance time (Referenced from
RL-1)
tLZ(DQS)
-450
225
-500
250
-600
300
ps
DQS, DQS# high-impedance time (Referenced from RL+BL/ 2)
tHZ(DQS)
-
225
-
250
-
300
ps
DQS, DQS# differential input low pulse width
tDQSL
0.45
0.55
0.45
0.55
0.45
0.55
tCK
DQS, DQS# differential input high pulse width
tDQSH
0.45
0.55
0.45
0.55
0.45
0.55
tCK
DQS, DQS# rising edge to CK, CK# rising edge
tDQSS
-0.27
0.27
-0.25
0.25
-0.25
0.25
tCK(avg)
DQS,DQS# failing edge setup time to CK, CK# rising edge
tDSS
0.18
-
0.2
-
0.2
-
tCK(avg)
DQS,DQS# failing edge hold time to CK, CK# rising edge
tDSH
0.18
-
0.2
-
0.2
-
tCK(avg)
Command and Address Timing
DLL locking time
tDLLK
512
-
512
-
512
-
nCK
Internal READ Command to PRECHARGE Command delay
tRTP
max
(4tCK,7.5ns)
-
max
(4tCK,7.5ns)
-
max
(4tCK,7.5ns)
-
Delay from start of internal write transaction to internal read
command
tWTR
max
(4tCK,7.5ns)
-
max
(4tCK,7.5ns)
-
max
(4tCK,7.5ns)
-
WRITE recovery time
tWR
15
-
15
-
15
-
ns
Mode Register Set command cycle time
tMRD
4
-
4
-
4
-
nCK
Mode Register Set command update delay
tMOD
max
(12tCK,15ns)
-
max
(12tCK,15ns)
-
max
(12tCK,15ns)
-
CAS# to CAS# command delay
tCCD
4
-
4
-
4
-
nCK
Auto precharge write recovery + precharge time
tDAL(min)
WR + roundup (tRP / tCK(AVG))
nCK
Multi-Purpose Register Recovery Time
tMPRR
1
-
1
-
1
-
nCK
ACTIVE to PRECHARGE command period
tRAS
35
9*tREFI
36
9*tREFI
37.5
9*tREFI
ns
ACTIVE to internal read or write delay time
tRCD
13.75
-
13.5
-
13.13
-
ns
PRECHARGE command period
tRP
13.75
-
13.5
-
13.13
-
ns
ACTIVE to ACTIVE or REF command period
tRC
48.75
-
49.5
-
50.63
-
ns
ACTIVE to ACTIVE command period for 1KB page size
tRRD
max (4tCK,
6ns)
-
max (4tCK,
6ns)
-
max (4tCK,
7.5ns)
-
ACTIVE to ACTIVE command period for 2KB page size
tRRD
max
(4tCK,7.5ns)
-
max
(4tCK,7.5ns)
-
max
(4tCK,10ns)
-
Four activate window for 1KB page size
tFAW
30
-
30
-
37.5
-
ns
Four activate window for 2KB page size
tFAW
40
-
45
-
50
-
ns
Command and Address setup time to CK, CK# referenced to
Vih(ac) / Vil(ac) levels
tIS(base)
(AC175)
-
-
-
-
125
-
ps
Command and Address setup time to CK, CK# referenced to
Vih(ac) / Vil(ac) levels
tIS(base)
(AC150)
170
-
190
-
-
-
ps
Command and Address hold time from CK, CK# referenced to
Vih(ac) / Vil(ac) levels
tIH(base)
120
-
140
-
200
-
ps
Control & Address Input pulse width for each input
tIPW
560
-
620
-
780
-
ps
Product Specifications
PART NO.:
VL47B5663A-F8SE-I
REV: 1.0
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA ww w.virtium.com 9
AC TIMING PARAMETERS & SPECIFICATIONS
Parameter
Symbol
K0
(DDR3-1600)
K9
(DDR3-1333)
F8
(DDR3-1066)
Unit
MIN
MAX
MIN
MAX
MIN
MAX
Refresh Timing
1Gb REFRESH to REFRESH or REFRESH to ACTIVE
command interval
tRFC
110
-
110
-
110
-
ns
Average periodic refresh interval
(0°C<= TCASE <= 85 °C)
tREFI
7.8
-
7.8
-
7.8
-
us
Average periodic refresh interval
(85°C<= TCASE <= 95 °C)
tREFI
3.9
-
3.9
-
3.9
-
us
Calibration Timing
Power-up and RESET calibration time
tZQinitI
512
-
512
-
512
-
tCK
Normal operation Full calibration time
tZQoper
256
-
256
-
256
-
tCK
Normal operation Short calibration time
tZQCS
64
-
64
-
64
-
tCK
Reset Timing
Exit Reset from CKE HIGH to a valid command
tXPR
max
(5tCK,
tRFC + 10ns)
-
max
(5tCK,
tRFC + 10ns)
-
max
(5tCK,
tRFC + 10ns)
-
Self Refresh Timing
Exit Self Refresh to commands not requiring a locked DLL
tXS
max(5tC,
tRFC+10ns)
-
max(5tC,
tRFC+10ns)
-
max(5tC,
tRFC +10ns)
-
Exit Self Refresh to commands requiring a locked DLL
tXSDLL
tDLLK(min)
-
tDLLK(min)
-
tDLLK(min)
-
nCK
Minimum CKE low width for Self refresh entry to exit timing
tCKESR
tCKE(min) +
1tCK
-
tCKE(min) +
1tCK
-
tCKE(min) +
1tCK
-
Valid Clock Requirement after Self Refresh Entry (SRE)
tCKSRE
max(5tC,
10ns)
-
max(5tCK,
10ns)
-
max(5tCK,
10ns)
-
Valid Clock Requirement before Self Refresh Exit (SRX)
tCKSRX
max(5tC,
10ns)
-
max(5tCK,
10ns)
-
max(5tCK,
10ns)
-
Power Down Timing
Exit Power Down with DLL to any valid command; Exit
Precharge Power Down with DLL frozen to commands not
requiring a locked DLL
tXP
max (3tCK,
6ns)
-
max (3tCK,
6ns)
-
max (3tCK,
7.5ns)
-
Exit Precharge Power Down with DLL frozen to commands
requiring a locked DLL
tXPDLL
max
(10tCK,24ns)
-
max
(10tCK,24ns)
-
max
(10tCK,24ns)
-
CKE minimum pulse width
tCKE
max (3tCK,
5ns)
-
max (3tCK,
5.625ns)
-
max (3tCK,
5.625ns)
-
Command pass disable delay
tCPDED
1
-
1
-
1
-
nCK
Power Down Entry to Exit Timing
tPD
tCKE(min)
9*tREFI
tCKE(min)
9*tREFI
tCKE(min)
9*tREFI
tCK
Timing of ACT command to Power Down entry
tACTPDEN
1
-
1
-
1
-
nCK
Timing of PRE command to Power Down entry
tPRPDEN
1
-
1
-
1
-
nCK
Timing of RD/RDA command to Power Down entry
tRDPDEN
RL + 4 +1
-
RL + 4 +1
-
RL + 4 +1
-
Timing of WR command to Power Down entry BL8 (OTF,
MRS), BL4OTF
tWRPDEN
WL + 4
+ (tWR/
tCK(avg))
-
WL + 4
+ (tWR/
tCK(avg))
-
WL + 4
+ (tWR/
tCK(avg))
-
nCK
Timing of WRA command to Power Down entry BL8 (OTF,
MRS), BL4OTF
tWRAPDEN
WL+4
+WR+1
-
WL+4
+WR+1
-
WL+4
+WR+1
-
nCK
Timing of WR command to Power Down entry (BL4MRS)
tWRPDEN
WL + 2
+ (tWR/
tCK(avg))
-
WL + 2
+ (tWR/
tCK(avg))
-
WL + 2
+ (tWR/
tCK(avg))
-
nCK
Timing of WRA command to Power Down entry (BL4MRS)
tWRAPDEN
WL+2
+WR+1
-
WL+2
+WR+1
-
WL+2
+WR+1
-
nCK
Timing of REF command to Power Down entry
tREFPDEN
1
-
1
-
1
-
Timing of MRS command to Power Down entry
tMRSPDEN
tMOD(min)
-
tMOD(min)
-
tMOD(min)
-

2N5087TFR

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
TRANS PNP 50V 0.1A TO-92
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet