EL1519CS

7
FN7017.2
April 10, 2007
Applications Information
Product Description
The EL1519 is a dual operational amplifier designed for
customer premise line driving in DMT ADSL solutions. It is a
dual current mode feedback amplifier with low distortion
while drawing moderately low supply current. It is built using
Elantec's proprietary complimentary bipolar process and is
offered in industry standard pin-outs. Due to the current
feedback architecture, the EL1519 closed-loop 3dB
bandwidth is dependent on the value of the feedback
resistor. First the desired bandwidth is selected by choosing
the feedback resistor, R
F
, and then the gain is set by picking
the gain resistor, R
G
. The curves at the beginning of the
Typical Performance Curves section show the effect of
varying both R
F
and R
G
. The 3dB bandwidth is somewhat
dependent on the power supply voltage.
Power Supply Bypassing and Printed Circuit
Board Layout
As with any high frequency device, good printed circuit
board layout is necessary for optimum performance. Ground
plane construction is highly recommended. Lead lengths
should be as short as possible, below 1/4”. The power
supply pins must be well bypassed to reduce the risk of
oscillation. A 1.0µF tantalum capacitor in parallel with a
0.01µF ceramic capacitor is adequate for each supply pin.
For good AC performance, parasitic capacitances should be
kept to a minimum, especially at the inverting input. This
implies keeping the ground plane away from this pin. Carbon
resistors are acceptable, while use of wire-wound resistors
should not be used because of their parasitic inductance.
Similarly, capacitors should be low inductance for best
performance.
FIGURE 25. DIFFERENTIAL FREQUENCY RESPONSE vs R
F
FIGURE 26. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE
FIGURE 27. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE
Typical Performance Curves
100K 1M 10M 100M
(Hz)
A
V
=5
V
S
=±6V
R
L
=100Ω
R
F
=1kΩ
R
F
=750Ω
R
F
=500Ω
JEDEC JESD51-3 LOW EFFECTIVE THERMAL
CONDUCTIVITY TEST BOARD
1.4
0
0.8
POWER DISSIPATION (W)
0.4
0.2
0.6
1.2
AMBIENT TEMPERATURE (°C)
0
1
25 50 75 100 15012585
781mW
θ
J
A
=
1
6
0
°
C
/
W
S
O
8
JEDEC JESD51-7 HIGH EFFECTIVE THERMAL
CONDUCTIVITY (4-LAYER) TEST BOARD
3.5
3
0
AMBIENT TEMPERATURE (°C)
POWER DISSIPATION (W)
015050 100
2
2.5
1
1.5
0.5
12525 75 85
1.136W
1
1
0
°
C/
W
S
O
8
EL1519
8
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN7017.2
April 10, 2007
Capacitance at the Inverting Input
Due to the topology of the current feedback amplifier, stray
capacitance at the inverting input will affect the AC and
transient performance of the EL1519 when operating in the
non-inverting configuration.
In the inverting gain mode, added capacitance at the
inverting input has little effect since this point is at a virtual
ground and stray capacitance is therefore not “seen” by the
amplifier.
Feedback Resistor Values
The EL1519 has been designed and specified with
R
F
=750Ω for A
V
= +5. This value of feedback resistor yields
extremely flat frequency response with little to no peaking
out to 50MHz. As is the case with all current feedback
amplifiers, wider bandwidth, at the expense of slight
peaking, can be obtained by reducing the value of the
feedback resistor. Inversely, larger values of feedback
resistor will cause rolloff to occur at a lower frequency. See
the curves in the Typical Performance Curves section which
show 3dB bandwidth and peaking vs. frequency for various
feedback resistors and various supply voltages.
Bandwidth vs Temperature
Whereas many amplifier's supply current and consequently
3dB bandwidth drop off at high temperature, the EL1519 was
designed to have little supply current variations with
temperature. An immediate benefit from this is that the 3dB
bandwidth does not drop off drastically with temperature.
Supply Voltage Range
The EL1519 has been designed to operate with supply
voltages from ±2.5V to ±6V. Optimum bandwidth, slew rate,
and video characteristics are obtained at higher supply
voltages. However, at ±2.5V supplies, the 3dB bandwidth at
A
V
= +2 is a respectable 40MHz.
Single Supply Operation
If a single supply is desired, values from +5V to +12V can be
used as long as the input common mode range is not
exceeded. When using a single supply, be sure to either 1)
DC bias the inputs at an appropriate common mode voltage
and AC couple the signal, or 2) ensure the driving signal is
within the common mode range of the EL1519.
ADSL CPE Applications
The EL1519 is designed as a line driver for ADSL CPE
modems. It is capable of outputting 250mA of output current
with a typical supply voltage headroom of 1.3V. It can
achieve -85dBc of distortion at low 7.1mA of supply current
per amplifier.
The average line power requirement for the ADSL CPE
application is 13dBm (20mW) into a 100Ω line. The average
line voltage is 1.41V
RMS
. The ADSL DMT peak to average
ratio (crest factor) of 5.3 implies peak voltage of 7.5V into the
line. Using a differential drive configuration and transformer
coupling with standard back termination, a transformer ratio
of 1:2 is selected. The circuit configuration is as shown
below.
-
+
-
+
TX1
1:2
12.5
12.5
1K
1K
338Ω
AFE
100
EL1519
9
FN7017.2
April 10, 2007
EL1519
Small Outline Package Family (SO)
GAUGE
PLANE
A2
A1
L
L1
DETAIL X
4° ±4°
SEATING
PLANE
e
H
b
C
0.010 BM CA
0.004 C
0.010 BM CA
B
D
(N/2)
1
E1
E
NN
(N/2)+1
A
PIN #1
I.D. MARK
h X 45°
A
SEE DETAIL “X”
c
0.010
MDP0027
SMALL OUTLINE PACKAGE FAMILY (SO)
SYMBOL
INCHES
TOLERANCE NOTESSO-8 SO-14
SO16
(0.150”)
SO16 (0.300”)
(SOL-16)
SO20
(SOL-20)
SO24
(SOL-24)
SO28
(SOL-28)
A 0.068 0.068 0.068 0.104 0.104 0.104 0.104 MAX -
A1 0.006 0.006 0.006 0.007 0.007 0.007 0.007 ±0.003 -
A2 0.057 0.057 0.057 0.092 0.092 0.092 0.092 ±0.002 -
b 0.017 0.017 0.017 0.017 0.017 0.017 0.017 ±0.003 -
c 0.009 0.009 0.009 0.011 0.011 0.011 0.011 ±0.001 -
D 0.193 0.341 0.390 0.406 0.504 0.606 0.704 ±0.004 1, 3
E 0.236 0.236 0.236 0.406 0.406 0.406 0.406 ±0.008 -
E1 0.154 0.154 0.154 0.295 0.295 0.295 0.295 ±0.004 2, 3
e 0.050 0.050 0.050 0.050 0.050 0.050 0.050 Basic -
L 0.025 0.025 0.025 0.030 0.030 0.030 0.030 ±0.009 -
L1 0.041 0.041 0.041 0.056 0.056 0.056 0.056 Basic -
h 0.013 0.013 0.013 0.020 0.020 0.020 0.020 Reference -
N 8 14 16 16 20 24 28 Reference -
Rev. M 2/07
NOTES:
1. Plastic or metal protrusions of 0.006” maximum per side are not included.
2. Plastic interlead protrusions of 0.010” maximum per side are not included.
3. Dimensions “D” and “E1” are measured at Datum Plane “H”.
4. Dimensioning and tolerancing per ASME Y14.5M-1994

EL1519CS

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
IC LINE DRIVER CPE ADSL 8-SOIC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet