MC14543BFG

© Semiconductor Components Industries, LLC, 2011
June, 2011 Rev. 7
1 Publication Order Number:
MC14543B/D
MC14543B
BCD-to-Seven Segment
Latch/Decoder/Driver for
Liquid Crystals
The MC14543B BCDtoseven segment latch/decoder/driver is
designed for use with liquid crystal readouts, and is constructed with
complementary MOS (CMOS) enhancement mode devices. The
circuit provides the functions of a 4bit storage latch and an 8421
BCDtoseven segment decoder and driver. The device has the
capability to invert the logic levels of the output combination. The
phase (Ph), blanking (BI), and latch disable (LD) inputs are used to
reverse the truth table phase, blank the display, and store a BCD code,
respectively. For liquid crystal (LC) readouts, a square wave is applied
to the Ph input of the circuit and the electrically common backplane of
the display. The outputs of the circuit are connected directly to the
segments of the LC readout. For other types of readouts, such as
lightemitting diode (LED), incandescent, gas discharge, and
fluorescent readouts, connection diagrams are given on this data sheet.
Applications include instrument (e.g., counter, DVM etc.) display
driver, computer/calculator display driver, cockpit display driver, and
various clock, watch, and timer uses.
Features
Latch Storage of Code
Blanking Input
Readout Blanking on All Illegal Input Combinations
Direct LED (Common Anode or Cathode) Driving Capability
Supply Voltage Range = 3.0 V to 18 V
Capable of Driving 2 Lowpower TTL Loads, 1 Lowpower Schottky
TTL Load or 2 HTL Loads Over the Rated Temperature Range
PinforPin Replacement for CD4056A (with Pin 7 Tied to V
SS
).
Chip Complexity: 207 FETs or 52 Equivalent Gates
These Devices are PbFree and are RoHS Compliant
MAXIMUM RATINGS (Voltages Referenced to V
SS
)
Parameter
Symbol Value Unit
DC Supply Voltage Range V
DD
0.5 to +18.0 V
Input Voltage Range, All Inputs V
in
0.5 to V
DD
+0.5 V
DC Input Current per Pin I
in
± 10 mA
Power Dissipation per Package (Note 1) P
D
500 mW
Operating Temperature Range T
A
55 to +125 °C
Storage Temperature Range T
stg
65 to +150 °C
Maximum Continuous Output Drive
Current (Source or Sink)
I
OHmax
I
OLmax
10
(per Output)
mA
Maximum Continuous Output Power
(Source or Sink) (Note 2)
P
OHmax
P
OLmax
70
(per Output)
mW
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. Temperature Derating: Plastic “P and D/DW”
Packages: – 7.0 mW/_C From 65_C To 125_C
2. P
OHmax
= I
OH
(V
OH
V
DD
) and P
OLmax
= I
OL
(V
OL
V
SS
)
This device contains protection circuitry to guard
against damage due to high static voltages or electric
fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated
voltages to this highimpedance circuit. For proper
operation, V
in
and V
out
should be constrained to the
range V
SS
v (V
in
or V
out
) v V
DD
.
Unused inputs must always be tied to an appropriate
logic voltage level (e.g., either V
SS
or V
DD
). Unused
outputs must be left open.
http://onsemi.com
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
ORDERING INFORMATION
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G = PbFree Package
MARKING
DIAGRAMS
PDIP16
P SUFFIX
CASE 648
SOIC16
D SUFFIX
CASE 751B
1
16
14543BG
AWLYWW
SOEIAJ16
F SUFFIX
CASE 966
1
16
MC14543B
ALYWG
16
1
MC14543BCP
AWLYYWWG
1
1
1
MC14543B
http://onsemi.com
2
TRUTH TABLE
Inputs Outputs
LD BI Ph* D C B A a b c d e f g Display
X 1 0 X X X X 0 0 0 0 0 0 0 Blank
1 0 0 0 0 001111110 0
1 0 0 0 0 010110000 1
1 0 0 0 0 101101101 2
1 0 0 0 0 111111001 3
1 0 0 0 1 000110011 4
1 0 0 0 1 011011011 5
1 0 0 0 1 101011111 6
1 0 0 0 1 111110000 7
1 0 0 1 0 001111111 8
1 0 0 1 0 011111011 9
1 0 0 1 0 1 0 0 0 0 0 0 0 0 Blank
1 0 0 1 0 1 1 0 0 0 0 0 0 0 Blank
1 0 0 1 1 0 0 0 0 0 0 0 0 0 Blank
1 0 0 1 1 0 1 0 0 0 0 0 0 0 Blank
1 0 0 1 1 1 0 0 0 0 0 0 0 0 Blank
1 0 0 1 1 1 1 0 0 0 0 0 0 0 Blank
000XXXX ** **
Inverse of Output Display
Combinations as above
Above
X = Don’t care
† = Above Combinations
* = For liquid crystal readouts, apply a square wave to Ph
For common cathode LED readouts, select Ph = 0
For common anode LED readouts, select Ph = 1
** = Depends upon the BCD code previously applied when LD = 1
PIN ASSIGNMENT
13
14
15
16
9
10
11
125
4
3
2
1
8
7
6
d
e
g
f
V
DD
a
b
c
D
B
C
LD
V
SS
BI
PH
A
ORDERING INFORMATION
Device Package Shipping
MC14543BCPG PDIP16
(PbFree)
500 Units / Rail
MC14543BDG SOIC16
(PbFree)
48 Units / Rail
MC14543BDR2G SOIC16
(PbFree)
2500 / Tape & Reel
MC14543BFG SOEIAJ16
(PbFree)
50 Units / Rail
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
MC14543B
http://onsemi.com
3
ELECTRICAL CHARACTERISTICS (Voltages Referenced to V
SS
)
Characteristic
Symbol
V
DD
Vdc
55_C 25_C 125_C
Unit
Min Max Min
Typ
(Note 3)
Max Min Max
Output Voltage “0” Level
V
in
= V
DD
or 0
V
OL
5.0
10
15
0.05
0.05
0.05
0
0
0
0.05
0.05
0.05
0.05
0.05
0.05
Vdc
“1” Level
V
in
= 0 or V
DD
V
OH
5.0
10
15
4.95
9.95
14.95
4.95
9.95
14.95
5.0
10
15
4.95
9.95
14.95
Vdc
Input Voltage “0” Level
(V
O
= 4.5 or 0.5 Vdc)
(V
O
= 9.0 or 1.0 Vdc)
(V
O
= 13.5 or 1.5 Vdc)
V
IL
5.0
10
15
1.5
3.0
4.0
2.25
4.50
6.75
1.5
3.0
4.0
1.5
3.0
4.0
Vdc
“1” Level
(V
O
= 0.5 or 4.5 Vdc)
(V
O
= 1.0 or 9.0 Vdc)
(V
O
= 1.5 or 13.5 Vdc)
V
IH
5.0
10
15
3.5
7.0
11
3.5
7.0
11
2.75
5.50
8.25
3.5
7.0
11
Vdc
Output Drive Current
(V
OH
= 2.5 Vdc) Source
(V
OH
= 4.6 Vdc)
(V
OH
= 0.5 Vdc)
(V
OH
= 9.5 Vdc)
(V
OH
= 13.5 Vdc)
I
OH
5.0
5.0
10
10
15
– 3.0
– 0.64
– 1.6
– 4.2
– 2.4
– 0.51
– 1.3
– 3.4
– 4.2
– 0.88
– 10.1
– 2.25
– 8.8
– 1.7
– 0.36
– 0.9
– 2.4
mAdc
(V
OL
= 0.4 Vdc) Sink
(V
OL
= 0.5 Vdc)
(V
OL
= 9.5 Vdc)
(V
OL
= 1.5 Vdc)
I
OL
5.0
10
10
15
0.64
1.6
4.2
0.51
1.3
3.4
0.88
2.25
10.1
8.8
0.36
0.9
2.4
mAdc
Input Current I
in
15 ± 0.1 ± 0.00001 ± 0.1 ± 1.0
mAdc
Input Capacitance C
in
5.0 7.5 pF
Quiescent Current (Per Package)
V
in
= 0 or V
DD
,
I
out
= 0 mA
I
DD
5.0
10
15
5.0
10
20
0.005
0.010
0.015
5.0
10
20
150
300
600
mAdc
Total Supply Current (Note 4, 5)
(Dynamic plus Quiescent,
Per Package)
(C
L
= 50 pF on all outputs, all
buffers switching)
I
T
5.0
10
15
I
T
= (1.6 mA/kHz) f + I
DD
I
T
= (3.1 mA/kHz) f + I
DD
I
T
= (4.7 mA/kHz) f + I
DD
mAdc
3. Noise immunity specified for worstcase input combination.
Noise Margin for both “1” and “0” level = 1.0 V min @ V
DD
= 5.0 V
= 2.0 V min @ V
DD
= 10 V
= 2.5 V min @ V
DD
= 15 V
4. To calculate total supply current at loads other than 50 pF: I
T
(C
L
) = I
T
(50 pF) + 3.5 x 10
3
(C
L
50) V
DD
f where: I
T
is in mA (per package),
C
L
in pF, V
DD
in V, and f in kHz is input frequency.
5. The formulas given are for the typical characteristics only at 25_C.

MC14543BFG

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Encoders, Decoders, Multiplexers & Demultiplexers 3-18V BCD/7-Segment Decoder For LCD's
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet