

74LVT652
3.3V Octal transceiver/register,
non-inverting (3-State)
Product specification
Supersedes data of 1994 May 20
IC23 Data Handbook
1998 Feb 19
INTEGRATED CIRCUITS
Philips Semiconductors Product specification
74LVT652
3.3V Octal transceiver/register, non-inverting
(3-State)
2
1998 Feb 19 853-1748 18987
FEATURES
Independent registers for A and B buses
Multiplexed real-time and stored data
3-State outputs
Output capability: +64mA/–32mA
TTL input and output switching levels
Input and output interface capability to systems at 5V supply
Bus-hold data inputs eliminate the need for external pull-up
resistors to hold unused inputs
Live insertion/extraction permitted
No bus current loading when output is tied to 5V bus
Power-up 3-State
Power-up reset
Latch–up protection exceeds 500mA per JEDEC Std 17
ESD protection exceeds 2000V per MIL STD 883 Method 3015
and 200V per Machine Model
DESCRIPTION
The LVT652 is a high-performance BiCMOS product designed for
V
CC
operation at 3.3V.
This device combines low static and dynamic power dissipation with
high speed and high output drive.
The 74LVT652 transceiver/register consists of bus transceiver
circuits with 3-State outputs, D–type flip-flops, and control circuitry
arranged for multiplexed transmission of data directly from the input
bus or the internal registers. Data on the A or B bus will be clocked
into the registers as the appropriate clock pin goes High. Output
Enable (OEAB, OEBA
) and Select (SAB, SBA) pins are provided for
bus management.
QUICK REFERENCE DATA
SYMBOL PARAMETER
CONDITIONS
T
amb
= 25°C; GND = 0V
TYPICAL UNIT
t
PLH
t
PHL
Propagation delay
An to Bn or Bn to An
C
L
= 50pF;
V
CC
= 3.3V
2.8
2.6
ns
C
IN
Input capacitance V
I
= 0V or 3V 4 pF
C
I/O
I/O capacitance Outputs disabled; V
I/O
= 0V or 3V 10 pF
I
CCZ
Total supply current Outputs disabled; V
CC
= 3.6V 0.13 mA
ORDERING INFORMATION
PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA DWG NUMBER
24-Pin Plastic SOL –40°C to +85°C 74LVT652 D 74LVT652 D SOT137-1
24-Pin Plastic SSOP Type II –40°C to +85°C 74LVT652 DB 74LVT652 DB SOT340-1
24-Pin Plastic TSSOP Type I –40°C to +85°C 74LVT652 PW 74LVT652PW DH SOT355-1
PIN CONFIGURATION
V
CC
CPBA
SBA
OEBA
B0
B1
B2
B3
B4
B5
B6
B7
CPAB
SAB
OEAB
A0
A1
A2
A3
A4
A5
A6
A7
GND
24
23
22
21
20
19
18
17
16
15
14
13
1
2
3
4
5
6
7
8
9
10
11
12
SV00051
PIN DESCRIPTION
PIN NUMBER SYMBOL FUNCTION
1, 23
CPAB /
CPBA
A to B clock input / B to A
clock input
2, 22 SAB / SBA
A to B select input / B to A
select input
3, 21
OEAB /
OEBA
A to B Output Enable input
(active-High) /
B to A Output Enable input
(active-Low)
4, 5, 6, 7, 8, 9,
10, 11
A0 – A7 Data inputs/outputs (A side)
20, 19, 18, 17,
16, 15, 14, 13
B0 – B7 Data inputs/outputs (B side)
12 GND Ground (0V)
24 V
CC
Positive supply voltage
Philips Semiconductors Product specification
74LVT652
3.3V Octal transceiver/register, non-inverting
(3-State)
1998 Feb 19
3
LOGIC SYMBOL
4567891011
23
22
CPBA
SBA
2 SAB
1CPAB
3OEAB
21OEBA
A0 A1 A2 A3 A4 A5 A6 A7
B0 B1 B2 B3 B4 B5 B6 B7
20 19 18 17 16 15 14 13
SV00052
LOGIC SYMBOL (IEEE/IEC)
1
1
6D 7
17
54D
5
1
1
2
4
5
6
7
8
9
10
11
20
19
18
17
16
15
14
13
EN1(BA)
EN2(AB)
C4
G5
C6
G7
21
3
23
22
1
2
SV00053
LOGIC DIAGRAM
21
3
23
22
1
2
1D
C1
Q
DETAIL A X 7
OEBA
20
B0
1D
C1
Q
4
A0
Detail A;
1 of 8 Channels
OEAB
CPBA
SBA
CPAB
SAB
A1
A2
A3
A4
A5
A6
A7
5
6
7
8
9
10
11
B1
B2
B3
B4
B5
B6
B7
19
18
17
16
15
14
13
SV00054

74LVT652D,112

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
IC TRANSCVR NON-INVERT 3.6V 24SO
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union