SPICE Device Model Si7615DN
www.vishay.com
Vishay Siliconix
S12-2998-Rev. B, 10-Dec-12
1
Document Number: 64900
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
P-Channel 20 V (D-S) MOSFET
DESCRIPTION
The attached SPICE model describes the typical electrical
characteristics of the p-channel vertical DMOS. The
subcircuit model is extracted and optimized over the - 55 °C
to + 125 °C temperature ranges under the pulsed 0 V to
10 V gate drive. The saturated output impedance is best fit
at the gate bias near the threshold voltage. A novel
gate-to-drain feedback capacitance network is used to
model the gate charge characteristics while avoiding
convergence difficulties of the switched C
gd
model. All
model parameter values are optimized to provide a best fit
to the measured electrical data and are not intended as an
exact physical interpretation of the device.
CHARACTERISTICS
• P-Channel Vertical DMOS
• Macro Model (Subcircuit Model)
•Level 3 MOS
• Apply for both Linear and Switching Application
• Accurate over the - 55 °C to + 125 °C Temperature Range
• Model the Gate Charge, Transient, and Diode Reverse
Recovery Characteristics
SUBCIRCUIT MODEL SCHEMATIC
Note
• This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer
to the appropriate datasheet of the same number for guaranteed specification limits.
D
S
DBD
C
GS
M
1
G
3
R1
M
2
Gx
R
G
C
GD
Gy
ETCV
+
–