North Americas: +1-800-757-6686 • International: +1-508-435-6831 • Asia: +65-655-17551 • www.ctscorp.com/semiconductors
Specifications are subject to change without notice.
1
RevA0215
CTSLV
9
LVPECL/LVDS Oscillator Gain Stage & Buffer with Selectable Enable
MLP8, MSOP8 Not recommended for new designs
DESCRIPTION
The CTSLV399 is a specialized oscillator gain stage with an LVDS output buffer including an enable. The
selectable enable input allows continuous oscillator operation by only controlling the Q
HG
/Q¯
HG
outputs.
The CTSLV399 provides adjustable internal pull-down current sources for the Q/Q¯ outputs. Internal input
biasing further reduces the number of needed external components
ENGINEERING NOTES
The CTSLV399 is a specialized oscillator gain stage with LVDS output buffer including an enable. The
enable input (EN) allows continuous oscillator operation by only controlling the Q
HG
/Q¯
HG
outputs.
The CTSLV399 also provides a V
BB
and 470 internal bias resistors from D to V
BB
and D¯ to V
BB
. The V
BB
pin can support 1.5 mA sink/source current. Bypassing V
BB
to ground with a 0.01 F capacitor is
recommended.
Functionality MLP8 Package (CTSLV399NG)
The MLP8, NG options of the CTSLV399, provide a PECL/ECL level enable input ( EN¯¯¯). When the EN¯¯¯
input is LOW, the Q¯ and Q
HG
/Q¯
HG
outputs pass data from the inputs. When EN¯¯¯ is HIGH, the Q¯ output
continues to pass data while the Q
HG
output is forced high and the Q¯
HG
output is forced low.
Only the Q¯ output operates with a current source (4 mA) to V
EE
. This is accomplished by internal bonding
of CS-SEL. An external resistor may also be used to increase pull-down current to a maximum of 25mA
(includes 4mA on-chip current source).
The CTSLV399NB and CTSLV399ND versions operate with a single ended data input (D). The D¯ input is
internally bonded directly to the V
BB
pin bypassing the 470 bias resistor.
Functionality MLP8 Package (CTSLV399N) & MSOP8 Package (CTSLV399T)
The MSOP8 (T) and MLP8 (N) versions of the CTSLV399 provide a CMOS/TTL level enable input (EN).
When the EN input is HIGH, the Q¯ and Q
HG
/Q¯
HG
outputs pass data from the inputs. When EN is LOW, the
Q¯ output continues to pass data while the Q
HG
output is forced high and the Q¯
HG
output is forced low.
Only the Q¯ output operates with a current source (4 mA) to V
EE
. This is accomplished by internal bonding
of CS-SEL. An external resistor may also be used to increase pull-down current to a maximum of 25mA
(includes 4mA on-chip current source).
The MSOP8 (T) and MLP8 (N) CTSLV399 operates with a single ended data input (D). The D¯ input is
in
rn
ll
n
ir
l
h
V
in
in
h
47
i
r
i
r.
BLOCK DIAGRAM
FEATURES
Minimizes External Components
Selectable Enable Polarity and Threshold
(CMOS or PECL)
3V to 5.5V Power Supply
Similar Operation as CTS100LVEL16VT
Except with LVDS Outputs
