Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability
whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction
with mission-critical equipment or applications. Any performance specifi cations are believed to be reliable but are not verifi ed, and Buyer must conduct and complete all performance and other testing of the products, alone
and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifi cations or parameters provided by Microsemi. It is the Buyer’s responsibility to independently determine suitability
of any products and to test and verify the same. The information provided by Microsemi hereunder is provided “as is, where is” and with all faults, and the entire risk associated with such information is entirely with the Buyer.
Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in
this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.
RJ-45
SFP
1 GbE Line Card
Recovered Clock
Output
SGMII
22
2
2
1
VSC8662
Gigabit
Ethernet
Switch/MAC
Synchronous
Ethernet PLL
CPU
Applications
• Copper and fi ber-based Synchronous
Ethernet systems
• Wireless backhaul systems
• Carrier Ethernet cellular basestations
GbE dual port PHY with recovered clock outputs delivers carrier-quality
Synchronous Ethernet.
Helping OEMs to capitalize on the cost reduction and optimization
of Synchronous Ethernet, the VSC8662 addresses the challenges in
providing fully traceable timing across TDM backhaul links, cellular base
stations, and other Synchronous Ethernet applications. With recovered
clock outputs, the VSC8662 meets and goes beyond the requirements
of the ITU-T recommendation G.8261/Y.1361. Supporting two copper/
fi ber ports and SGMII MAC interfaces, the VSC8662 includes a highly
integrated feature set to ensure low-cost, rapid deployment.
Meeting the carrier demands for redundancy, the VSC8662 features
dual recovered clocks to enable a primary and secondary timing
reference. Programmable clock squelch control is included to inhibit
undesirable clocks from propagating and to help prevent timing
loops. VSC8662 is a compact GbE PHY providing clock recovery in
combination with an SGMII interface, making layouts simpler than
RGMII/GMII solutions. Also featured is a fast link failure identifi cation to
indicate the onset of a link failure in less than 1 ms, a critical feature for
support of synchronization timing.
VSC8662 helps lower component count without sacrifi cing capabilities
or utility, resulting in more cost-effective production and deployment. Its
patented, low electromagnetic interference line driver and integrated line
side termination resistors conserve both power and printed circuit board
space. With an integrated two-wire serial multiplexer to control SFPs or
power-over-Ethernet modules, VSC8662 also eliminates the need for an
external two-wire serial device.
Microsemi’s mixed signal and digital signal processing (DSP) architecture
yield robust performance, supporting both full and half duplex
10BASE-T, 100BASE-TX, and 1000BASE-T over > 140 meters of Cat5,
unshielded twisted pair cable, with industry leading tolerance to NEXT,
FEXT, Echo, and system noise. With dual, high-performance 1.25 Gbps
SerDes, VSC8662 maximizes receive jitter tolerance and minimizes
transmit jitter in comparison to single SerDes architectures.
VSC8662
Dual Port 10/100/1000BASE-T PHY and 100BASE-FX/1000BASE-X SerDes with Recovered Clock Outputs