NTSX2102 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 2 — 11 February 2013 10 of 20
NXP Semiconductors
NTSX2102
Dual supply translating transceiver; open drain; auto direction sensing
[1] V
CCI
is the supply voltage associated with the input.
Test data is given in Table 12
.
All input pulses are supplied by generators having the following characteristics: PRR 10 MHz; Z
O
= 50 ; dV/dt 1.0 V/ns.
R
L
= Load resistance.
C
L
= Load capacitance including jig and probe capacitance.
V
CC0
= Supply voltage associated with the output.
Fig 7. Test circuit for measuring switching times
DDD
9
0
9
0
W
:
W
:


9
9
,
9
,
QHJDWLYH
SXOVH
SR
VLWLYH
SXOVH
9
9
0
9
0


W
I
W
U
W
U
W
I
9
&&2
9
&&
9
,
9
2
'87
&
/
5
/
*
Table 12. Test data
Supply voltage Input Load
V
CC(A)
V
CC(B)
V
I
[1]
t
r
/t
f
C
L
R
L
1.65 V to 1.95 V 1.65 V to 1.95 V V
CCI
2.0ns 50pF 2.2k
2.3 V to 2.7 V 2.3 V to 2.7 V V
CCI
2.0ns 50pF 2.2k
3.0 V to 3.6 V 3.0 V to 3.6 V V
CCI
2.5ns 50pF 2.2k
4.5 V to 5.5 V 4.5 V to 5.5 V V
CCI
2.5ns 50pF 2.2k
NTSX2102 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 2 — 11 February 2013 11 of 20
NXP Semiconductors
NTSX2102
Dual supply translating transceiver; open drain; auto direction sensing
14. Application information
14.1 Applications
The NTSX2102 can be used in point-to-point applications to interface between devices or
systems operating at different supply voltages. The device is targeted at I
2
C or 1-wire
buses which use open-drain drivers.
14.2 Architecture
The architecture of the NTSX2102 is shown in Figure 9. The device does not require an
extra input signal to control the direction of data flow from A to B or B to A. The NTSX2102
is a "switch" type voltage translator, it employs two key circuits to enable voltage
translation:
1. Two pass-gate transistors (N-channel) that tie the ports together.
2. An output edge-rate accelerator that detects and accelerates rising and falling edges
on the I/O pins (see Figure 10
).
Fig 8. Typical voltage level-translation circuit
DDD
9
6<67(0
&21752//(5
9
Nȍ) )
)
9
Nȍ
'$7$
9
6<67(0
&21752//(5
'$7$
9
&&$
9
&&%
176;
2(
$
$
%
%
Nȍ Nȍ
Fig 9. Architecture of NTSX2102 I/O cell (one channel)
DDD
21(
6+27
9
&&$
9
&&%
9
&&$
9
&&%
21(
6+27
21(
6+27
7
$%
7
7
7 7
7
21(
6+27
NTSX2102 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 2 — 11 February 2013 12 of 20
NXP Semiconductors
NTSX2102
Dual supply translating transceiver; open drain; auto direction sensing
During an input transition, a one-shot accelerates the output transition by switching on the
PMOS transistors (T1, T3) for a LOW-to-HIGH transition. Alternatively, it switches on the
NMOS transistors (T2, T4) for a HIGH-to-LOW transition. Once activated, the one-shot is
de-activated after approximately 25 ns (see Figure 11
). During the acceleration time, the
driver output resistance is between approximately 10 and 35 . To avoid signal
contention, the application must not exceed the maximum data rate or wait for the
one-shot circuit to turn-off, before applying a signal in the opposite direction.
V
CC(A)
= 3.3 V; V
CC(B)
= 3.3 V.
Fig 10. Input and output waveforms showing edge-rate acceleration
Fig 11. One-shot pulse time versus V
CCO
7QV
 
DDD
9
,$Q
9
9
2%Q
9
9
&&2
9

DDD




2QHVKRW
WLPH
QV

NTSX2102GU8X

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
Translation - Voltage Levels NTSX2102GU8/XQFN8/REEL 7" Q1/T
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet