Semiconductor Components Industries, LLC, 2001
April, 2001 – Rev. 1
1 Publication Order Number:
MC74VHCT139A/D
MC74VHCT139A
Product Preview
Dual 2-to-4 Decoder/
Demultiplexer
The MC74VHCT139A is an advanced high speed CMOS 2–to–4
decoder/ demultiplexer fabricated with silicon gate CMOS technology. It
achieves high speed operation similar to equivalent Bipolar Schottky
TTL devices while maintaining CMOS low power dissipation.
When the device is enabled (E
= low), it can be used for gating or as a
data input for demultiplexing operations. When the enable input is held
high, all four outputs are fixed high, independent of other inputs.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output.
The device output is compatible with TTL–type input thresholds and
the output has a full 5 V CMOS level output swing. The input protection
circuitry on this device allows overvoltage tolerance on the input,
allowing the device to be used as a logic–level translator from 3.0 V
CMOS logic to 5.0 V CMOS logic, or from 1.8 V CMOS logic to 3.0 V
CMOS logic while operating at the high–voltage power supply
The MC74VHCT139A input structure provides protection when
voltages up to 7 V are applied, regardless of the supply voltage. This
allows the MC74VHCT139A to be used to interface 5 V circuits to 3 V
circuits. The output structures also provide protection when V
CC
= 0 V.
These input and output structures help prevent device destruction caused
by supply voltage—input/output voltage mismatch, battery backup, hot
insertion, etc.
• High Speed: t
PD
= 5.0ns (Typ) at V
CC
= 5V
• Low Power Dissipation: I
CC
= 4µΑ (Max) at T
A
= 25°C
• TTL–Compatible Inputs: V
IL
= 0.8 V; V
IH
= 2.0 V
• Power Down Protection Provided on Inputs and Outputs
• Balanced Propagation Delays
• Designed for 2V to 5.5V Operating Range
• Low Noise: V
OLP
= 0.8 V (Max)
• Pin and Function Compatible with Other Standard Logic Families
• Latchup Performance Exceeds 300mA
• ESD Performance: HBM > 2000V; Machine Model > 200V
• Chip Complexity: 100 FETs or 25 Equivalent Gates
Figure 1. Pin Assignment
13
14
15
16
9
10
11
125
4
3
2
1
8
7
6
Ea
A1a
A0a
GND
A1b
A0b
Eb
V
CC
Y0a
Y1a
Y2a
Y3a
Y0b
Y1b
Y2b
Y3b
http://onsemi.com
SOIC–16
D SUFFIX
CASE 751B
MARKING DIAGRAMS
1
8
9
16
1
8
16 9
1
16 9
8
VHCT139A
AWLYYWW
A = Assembly Location
L, WL = Wafer Lot
Y, YY = Year
W, WW = Work Week
VHCT139A
AWLYWW
VHCT139A
ALYW
TSSOP–16
DT SUFFIX
CASE 948F
SOIC EIAJ–16
M SUFFIX
CASE 966
Device Package Shipping
ORDERING INFORMATION
MC74VHCT139AD SOIC–16 48 Units/Rail
MC74VHCT139ADR2 SOIC–16 2500 Units/Reel
MC74VHCT139ADT TSSOP–16 96 Units/Rail
TSSOP–16 2000 Units/Reel
MC74VHCT139AM
SOIC
EIAJ–16
48 Units/Rail
MC74VHCT139AMEL
SOIC
EIAJ–16
2000 Units/Reel
MC74VHCT139ADTR2
