2.7 V to 5.5 V, Serial-Input,
Voltage-Output, 14-Bit DACs
AD5551/AD5552
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2000–2010 Analog Devices, Inc. All rights reserved.
FEATURES
Full 14-bit performance
3 V and 5 V single supply operation
Low 0.625 mW power dissipation
1 μs settling time
Unbuffered voltage output capable of driving 60 kΩ
loads directly
SPI/QSPI/MICROWIRE-compatible interface standards
Power-on reset clears DAC output to 0 V (unipolar mode)
5 kV HBM ESD classification
APPLICATIONS
Digital gain and offset adjustment
Automatic test equipment
Data acquisition systems
Industrial process control
GENERAL DESCRIPTION
The AD5551/AD5552 are single, 14-bit, serial-input, voltage-
output DACs that operate from a single 2.7 V to 5.5 V supply.
The DAC output range extends from 0 V to V
REF
.
These DACs provide 14-bit performance without any adjust-
ments. The DAC output is unbuffered, which reduces power
consumption and offset errors contributed by an output buffer.
With an external op amp, the AD5552 can be operated in
bipolar mode generating a ±V
REF
output swing. The AD5552
also includes Kelvin sense connections for the reference and
analog ground pins to reduce layout sensitivity. For higher
precision applications, refer to 16-bit DACs AD5541, AD5542,
and AD5544.
The AD5551/AD5552 utilize a versatile 3-wire interface that is
compatible with SPI, QSPI™, MICROWIRE™, and DSP interface
standards. The AD5551 and AD5552 are available in 8-lead and
14-lead SOIC packages.
FUNCTIONAL BLOCK DIAGRAMS
6
1
2
8
7
14-BIT DAC
14-BIT DATA LATCH
SERIAL INPUT REGISITER
V
DD
DGND
DIN
V
REF
CS
S
CLK
3
4
5
V
OUT
AGND
AD5551
CONTROL
LOGIC
01943-001
Figure 1.
14
12
14-BIT DATA LATCH
SERIAL INPUT REGISITER
V
DD
DGND
11
LDAC
8
SCLK
CS
7
DIN
10
2
V
REFS
5
V
REFF
6
V
OUT
1
RFB
13
INV
AD5552
3
AGNDF
4
AGNDS
14-BIT DAC
R
FB
R
INV
CONTROL
LOGIC
01943-002
Figure 2.
PRODUCT HIGHLIGHTS
1. Single Supply Operation.
The AD5551 and AD5552 are fully specified and
guaranteed for a single 2.7 V to 5.5 V supply.
2. Low Power Consumption.
Typically 0.625 mW with a 5 V supply.
3. 3-Wire Serial Interface.
4. Unbuffered output capable of driving 60 k loads, which
reduces power consumption as there is no internal buffer
to drive.
5. Power-On Reset Circuitry.
AD5551/AD5552
Rev. A | Page 2 of 16
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagrams ............................................................. 1
Product Highlights ........................................................................... 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
Timing Characteristics ................................................................ 4
Absolute Maximum Ratings ............................................................ 5
ESD Caution .................................................................................. 5
Pin Configurations and Function Descriptions ........................... 6
Typical Performance Characteristics ............................................. 7
Terminology .................................................................................... 10
Theory of Operation ...................................................................... 11
Digital-to-Analog Section ......................................................... 11
Serial Interface ............................................................................ 11
Unipolar Output Operation ...................................................... 11
Bipolar Output Operation ......................................................... 12
Output Amplifier Selection ....................................................... 12
Force Sense Buffer Amplifier Selection ................................... 12
Reference and Ground ............................................................... 13
Power-On Reset .......................................................................... 13
Power Supply and Reference Bypassing .................................. 13
Microprocessor Interfacing ........................................................... 14
ADSP-21xx to AD5551/AD5552 Interface ............................. 14
68HC11 to AD5551/AD5552 Interface ................................... 14
MICROWIRE to AD5551/AD5552 Interface ........................ 14
80C51/80L51 to AD5551/AD5552 Interface .......................... 14
Applications Information .............................................................. 15
Optocoupler Interface ................................................................ 15
Decoding Multiple AD5551/AD5552s .................................... 15
Outline Dimensions ....................................................................... 16
Ordering Guide .......................................................................... 16
REVISION HISTORY
5/10—Rev. 0 to Rev. A
Updated Format .................................................................. Universal
Changes to Data Sheet Title, Features Section, General
Description Section, and Product Highlights Section ................. 1
Changes to Specifications Section .................................................. 3
Changes to Table 3 ............................................................................ 5
Changes to Pin V
DD
Description in Table 4 and Table 5 ............. 6
Changes to Typical Performance Characteristics Section ........... 7
Changes to First Paragraph in Theory of Operation Section ... 11
Updated Outline Dimensions ....................................................... 16
Changes to Ordering Guide .......................................................... 16
7/00—Revision 0: Initial Version
AD5551/AD5552
Rev. A | Page 3 of 16
SPECIFICATIONS
V
DD
= 2.7 V to 5.5 V, 2.5 V ≤ V
REF
≤ V
DD
, AGND = DGND = 0 V. All specifications T
A
= T
MIN
to T
MAX
, unless otherwise noted.
Table 1.
Parameter
1
Min Typ Max Unit Test Condition
STATIC PERFORMANCE
Resolution 14 Bits
Relative Accuracy, INL ±0.15 ±1.0 LSB B grade
Differential Nonlinearity ±0.15 ±0.8 LSB Guaranteed monotonic
Gain Error −1.5 −0.3 +0.5 LSB
Gain Error Temperature Coefficient ±0.1 ppm/°C
Zero-Code Error 0.1 ±1 LSB
Zero-Code Temperature Coefficient ±0.05 ppm/°C
AD5552
Bipolar Resistor Matching 1.000 Ω/Ω RFB/RINV, typically RFB = RINV = 28 kΩ
±0.0015 ±0.0152 % Ratio error
Bipolar Zero Offset Error ±0.25 ±1 LSB
Bipolar Zero Temperature Coefficient ±0.2 ppmC
Bipolar Zero-Code Error −0.3 ±1.2 LSB
Bipolar Gain Error −0.3 ±1.2 LSB
OUTPUT CHARACTERISTICS
2
Output Voltage Range 0 V
REF
− 1 LSB V Unipolar operation
−V
REF
V
REF
− 1 LSB V AD5552 bipolar operation
Output Voltage Settling Time 1 μs To ½ LSB of FS, C
L
= 10 pF
Slew Rate 17 V/μs C
L
= 10 pF, measured from 0% to 63%
Digital-to-Analog Glitch Impulse 1.1 nV-sec 1 LSB change around the major carry
Digital Feedthrough 0.2 nV-sec All 1s loaded to DAC, V
REF
= 2.5 V
DAC Output Impedance 6.25 Tolerance typically 20%
Power Supply Rejection Ratio ±1.0 LSB ΔV
DD
± 10%
DAC REFERENCE INPUT
Reference Input Range 2.0 V
DD
V
Reference Input Resistance
3
9 Unipolar operation
7.5 AD5552, bipolar operation
LOGIC INPUTS
Input Current ±1 μA
V
INL
, Input Low Voltage 0.8 V
V
INH
, Input High Voltage 2.4 V
Input Capacitance
2
10 pF
Hysteresis Voltage
2
0.15 V
REFERENCE
2
Reference −3 dB Bandwidth 2.2 MHz All 1s loaded
Reference Feedthrough 1 mV p-p All 0s loaded, V
REF
= 1 V p-p at 100 kHz
Signal-to-Noise Ratio 92 dB
Reference Input Capacitance 26 pF Code 0000
H
26 pF Code 3FFF
H
POWER REQUIREMENTS Digital inputs at rails
V
DD
2.7 5.5 V
I
DD
125 150
μA
Power Dissipation 0.625 0.825 mW
1
Temperature range is as follows: B version: −40°C to +85°C;
2
Guaranteed by design, not subject to production test.
3
Reference input resistance is code-dependent, minimum at 2555
H
.

AD5551BR

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Digital to Analog Converters - DAC 14-Bit VTG Out IC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet