SRIX4K Data transfer
13/47
3.4 CRC
The 16-bit CRC used by the SRIX4K is generated in compliance with the ISO 14443 Type B
recommendation. For further information, please see Appendix A. The initial register
contents are all 1s: FFFFh.
The two-byte CRC is present in every request and in every answer frame, before the EOF.
The CRC is calculated on all the bytes between SOF (not included) and the CRC field.
Upon reception of a request from a reader, the SRIX4K verifies that the CRC value is valid.
If it is invalid, the SRIX4K discards the frame and does not answer the reader.
Upon reception of an Answer from the SRIX4K, the reader should verify the validity of the
CRC. In case of error, the actions to be taken are the reader designer’s responsibility.
The CRC is transmitted with the least significant byte first and each byte is transmitted with
the least significant bit first.
Figure 11. CRC transmission rules
CRC 16 (8 bits) CRC 16 (8 bits)
LSbit MSbit LSbit MSbit
LSByte MSByte
ai07667
Memory mapping SRIX4K
14/47
4 Memory mapping
The SRIX4K is organized as 128 blocks of 32 bits as shown in Figure 12. All blocks are
accessible by the Read_block command. Depending on the write access, they can be
updated by the Write_block command. A Write_block updates all the 32 bits of the block.
Figure 12. SRIX4K memory mapping
Block
Addr
Msb 32-bit block Lsb
b
31
b
24
b
23
b
16
b
15
b
8
b
7
b
0
Description
0 32 bits Boolean area
Resettable OTP
bits
1 32 bits Boolean area
2 32 bits Boolean area
3 32 bits Boolean area
4 32 bits Boolean area
5 32 bits binary counter
Count down
counter
6 32 bits binary counter
7 User area
Lockable
EEPROM
8 User area
9 User area
10 User area
11 User area
12 User area
13 User area
14 User area
15 User area
16 User area
EEPROM... User area
127 User area
255 OTP_Lock_Reg ST Reserved
Fixed Chip_ID
(Option)
System OTP bits
UID0
64 bits UID area ROM
UID1
SRIX4K Memory mapping
15/47
4.1 Resettable OTP area
In this area contains five individual 32-bit Boolean words (see Figure 13 for a map of the
area). A Write_block command will not erase the previous contents of the block as the write
cycle is not preceded by an auto-erase cycle. This feature can be used to reset selected bits
from 1 to 0. All bits previously at 0 remain unchanged. When the 32 bits of a block are all at
0, the block is empty, and cannot be updated any more. See Figure 14 and Figure 15 for
examples of the result of the Write_block command in the resettable OTP area.
Figure 13. Resettable OTP area (addresses 0 to 4)
Figure 14. Write_block update in Standard mode (binary format)
The five 32-bit blocks making up the resettable OTP area can be erased in one go by adding
an auto-erase cycle to the Write_block command. An auto-erase cycle is added each time
the SRIX4K detects a Reload command. The Reload command is implemented through a
specific update of the 32-bit binary counter located at block address 6 (see Section 4.2: 32-
bit binary counters for details).
Block
address
MSb
b31
32-bit block
b16 b15b24 b23 b8 b7
LSb
b0
Description
Resettable
OTP bit
0
1
2
3
4
32-bit Boolean area
32-bit Boolean area
32-bit Boolean area
32-bit Boolean area
32-bit Boolean area
ai07657b
ai07658
1 ... 1 1 01011111 0 11
1 ... 1 0 01011001 1 11
1 ... 1 0 01011001 0 11
Previous data stored in block
Data to be written
New data stored in block
b31 b0

SRIX4K-W4/1GE

Mfr. #:
Manufacturer:
STMicroelectronics
Description:
RFID Transponders 13.56 MHz shortrange Contactless Chip
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union