Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
CSPUA877ABVG8
P1-P3
P4-P6
P7-P9
P10-P12
P13-P14
10
COMMERCIAL TEMPERATURE RANGE
IDTCSPUA877A
1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
Period jitter
Half-Period jitter
TEST CIRCUIT AND SWIT
CHING WA
VEFORMS
NOTE:
fo = Average input frequency measured at CLK /
CLK
NOTE:
fo = Average input frequency measured at CLK /
CLK
Yx,
FBOUT
Yx,
FBOUT
t
jit(
per)
=
t
cycle
n
1
f
o
Yx,
FBOUT
Yx,
FBOUT
t
cycle
n
1
f
o
Yx,
FBO
UT
Yx,
FBO
UT
1
f
o
t
jit(hp
er)
=
t
half
period
n
1
2*f
o
Yx,
F
BOUT
Yx,
F
BOUT
t
half
pe riod
n
t
half
per
iod
n+1
11
IDTCSPUA877A
1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
COMMERCIAL TEMPERATURE RANGE
TEST CIRCUIT AND SWIT
CHING WA
VEFORMS
Dynamic Phase Offset
Time Delay Between Output Enable (OE) and Clock Output (Y,
Y
)
OE
Y/
Y
OE
50%
V
DDQ
t
EN
50%
V
DDQ
50%
V
DD
Q
t
DI
S
50
%
V
DDQ
Y
Y
Y
Y
FB
IN
CLK
t
(Ø)
DY
N
t
(Ø)
t
(Ø)
DY N
SSC
ON
SSC
OFF
CLK
FB
IN
t
(Ø)
D
YN
t
(Ø
)
t
(Ø)
DYN
SSC
ON
SSC
OFF
12
COMMERCIAL TEMPERATURE RANGE
IDTCSPUA877A
1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
Input and Output Slew Rates
APPLICA
TION INFORMA
TION
Clock Loading on the PLL outputs (pF)
Clock Structure
# of SDRAM Loads per Clock
Min.
Max.
#1
2
3
5
#2
4
6
1
0
TEST CIRCUIT AND SWIT
CHING WA
VEFORMS
Recommended Filtering for the Analog and Digital Power Supplies (AV
DD
and V
DDQ
)
NOTES:
Place all decoupling capacitors as close to the CSPUA877A pins as possible.
Use wide traces for A
VDD
and AGND.
Recommended bead: Fair-rite P/N 2506036017Y0 or equivalent (0.8
Ω
DC max., 600
Ω
at 100MHz).
V
DDQ
GND
VIA
CAR
D
VIA
CAR
D
BEA
D
0603
4.7uF
1206
0.1uF
0603
2200pF
0603
AV
DD
AG
ND
V
DDQ
GND
CSPUA877A
1
Ω
1
0.1uF
0603
10
Cl
ock
Input
s
and
Outputs,
OE
80%
20%
V
ID
,V
OD
t
R(I),
t
R(
O)
80%
20%
V
20%
V
80%
t
SLF
(I
/O)
=
t
F(I/O)
t
F(I),
t
F(
O)
V
20
%
V
80%
t
SLR(I/O)
=
t
R(I/O)
P1-P3
P4-P6
P7-P9
P10-P12
P13-P14
CSPUA877ABVG8
Mfr. #:
Buy CSPUA877ABVG8
Manufacturer:
IDT
Description:
Clock Drivers & Distribution 1.8V PLL Differ 1:10 DDR2 667/800 Clk Dvr
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
CSPUA877ABVG8
CSPUA877ANLG8
CSPUA877ABVG
CSPUA877ANLG