Enhanced Product AD7923-EP
Rev. 0 | Page 7 of 12
PIN CONFIGURATION AND FUNCTION DESCRIPTION
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
DIN
CS
AGND
REF
IN
AV
DD
AV
DD
SCLK
V
DRIVE
DOUT
AGND
V
IN
2
AGND V
IN
3
V
IN
1
V
IN
0
AGND
AD7923-EP
TOP VIEW
(Not to Scale)
10190-003
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin
1 SCLK Serial Clock. Logic Input. SCLK provides the serial clock for accessing data for the part. This clock input is also used
as the clock source for the AD7923-EP conversion process.
2 DIN Data In. Logic Input. Data to be written to the control register is provided on this input and is clocked into the
register on the falling edge of SCLK.
3
CS
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the AD7923-EP
and framing the serial data transfer.
4, 8,
AGND Analog Ground. Ground reference point for all analog circuitry on the AD7923-EP. All analog input signals and any
external reference signal should be referred to this AGND voltage. All AGND pins should be connected together.
DD
Analog Power Supply Input. The AV
DD
range for the AD7923-EP is from 2.7 V to 5.25 V. For the 0 V to 2 × REF
IN
AV
DD
should be from 4.75 V to 5.25 V.
7 REF
IN
Reference Input for the AD7923-EP. An external reference must be applied to this input. The voltage range for the
external reference is 2.5 V ± 1% for specified performance.
12 to 9 V
IN
0 to V
IN
3 Analog Input 0 through Analog Input 3. Four single-ended analog input channels that are multiplexed into the on-
chip track-and-hold. The analog input channel to be converted is selected by using the Address Bits ADD1 and
ADD0 of the control register. The address bits in conjunction with the SEQ1 and SEQ0 bits allow the sequencer to
be programmed. The input range for all input channels can extend from 0 V to REF
IN
or from 0 V to 2 × REF
IN
as
selected via the range bit in the control register. Any unused input channels must be connected to AGND to avoid
noise pickup.
14 DOUT Data Out. Logic Output. The conversion result from the AD7923-EP is provided on this output pin as a serial data
stream. The AD7923-EP serial data stream consists of two leading 0s, and two address bits indicating which channel
the conversion result corresponds to, followed by 12 bits of conversion data, MSB first. The output coding can be
selected as straight binary or twos complement via the coding bit in the control register. The data bits are clocked
out of the AD7923-EP on the SCLK falling edge.
15 V
DRIVE
Logic Power Supply Input. The voltage supplied at this pin determines at which voltage the serial interface
