10
FN6679.3
October 12, 2015
Shutdown Mode
The ISL22512 enters into Shutdown Mode if both PU and
PD
inputs are kept LOW for 2 seconds. In this mode, the
resistors array is totally disconnected from its RH pin and the
wiper is moved to position closest to RL pin, as shown in
Figure 13. Note, that PU
and PD inputs must be pulled LOW
within t
DB
time window of 15ms, see “Shutdown Mode
Timing” on page 6. Otherwise all command will be ignored till
both inputs will be released.
Holding either PU
, PD or ASE input LOW for more than
15ms will exit shutdown mode and return wiper to prior
shutdown position. If PU
or PD will be held LOW for more
than 250ms, the ISL22512 will start auto-increment or
auto-decrement of wiper position.
R
TOTAL
with V
CC
Removed
The end- to-end resistance of the array will fluctuate once
V
CC
is removed.
About Intersil
Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products
address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product
information page found at www.intersil.com
.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support.
RL
RW
RH
FIGURE 13. DCP CONNECTION IN SHUTDOWN MODE
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure
you have the latest Rev.
DATE REVISION CHANGE
10/12/15 FN6679.3 Updated the Ordering Information Table on page 2.
Added About Intersil section.
Updated the Package Outline Drawing M8.15 to the latest revision. Changes are as follows:
-Updated to new POD format by removing table and moving dimensions onto drawing and adding land
pattern.
-Changed in Typical Recommended Land Pattern the following:
2.41(0.095) to 2.20(0.087)
0.76 (0.030) to 0.60(0.023)
0.200 to 5.20(0.205)
-Changed Note 1 “1982” to “1994”
07/06/09 FN6679.2 Added reliability information on page 1 under Features and EEPROM Specifications in DC Electrical Spec
Table.
Changed Tja for 8 LD SOIC from “120” to “125”
Added Revision History
07/17/08 FN6679.1 1. Removed U option specs from table as there is no U option for this device.
2. Updated Pb-free note to new verbiage.
03/24/08 FN6679.0 Initial Release to web
ISL22512
