7
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN6303.2
October 14, 2011
When the bus line is released, it is pulled high by the
ISL54103 active current until the voltage exceeds the
V
TRIPL
level for a period of time. This voltage-time
combination filters out noise on the signal line. Once the
ISL54103 detects a valid rising edge, a 2.2mA boost current
pulls the bus line high very quickly (see Figure 8). This boost
current turns off when the input level reaches the V
TRIPH
threshold and the pull-up current returns to the active level. If
both inputs are HIGH, the pull-up current drops to the
standby level of 100µA.
FIGURE 8. ISL54103 DDC SYSTEM BOOST PULL-UP
COMPARED TO RESISTOR PULL-UP
(V
DD
=5.5V)
FIGURE 9. ISL54103 DDC SYSTEM BOOST PULL-UP
COMPARED TO RESISTOR PULL-UP
(V
DD
=2.7V)
FIGURE 10. NOISE SUPPRESSION. BOOST CURRENT
APPLIED WHEN INPUT SIGNAL EXCEEDS 20Vns
(TYPICAL)
V
TRIPL
With RC
Pull-up
With ISL54103 DDCA
V
TRIPH
R = 15.8k
C = 200pF
V
TRIPL
With RC
Pull-up
With ISL54103 DDCA
V
TRIPH
R = 15.8k
C = 200pF
V
TRIPL
Gnd
t
DDC1
>20Vns
DDC2
V
DD
With DDCA
Without DDCA
(Typical)
V
TRIPH
ISL54103
