OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

MC10EL32DG

P1-P3P4-P6P7-P8
© Semiconductor Components Industries, LLC, 2016
July, 2016 − Rev. 9
1 Publication Order Number:
MC10EL32/D
MC10EL32, MC100EL32
5V ECL ÷2 Divider
Description
The MC10EL/100EL32 is an integrated ÷2 divider. The differential
clock inputs and the V
BB
allow a differential, single-ended or AC coupled
interface to the device. The V
BB
pin, an internally generated voltage
supply, is available to this device only. For single-ended input conditions,
the unused differential input is connected to V
BB
as a switching reference
voltage. V
BB
may also rebias AC coupled inputs. When used, decouple
V
BB
and V
CC
via a 0.01 mF capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, V
BB
should be left open.
The reset pin is asynchronous and is asserted on the rising edge. Upon
power-up, the internal flip-flop will attain a random state; the reset allows
for the synchronization of multiple EL32’s in a system.
The 100 Series contains temperature compensation.
Features
• 510 ps Propagation Delay
• 3.0 GHz Toggle Frequency
• ESD Protection:
♦ > 1 kV Human Body Model
♦ > 100 V Machine Model
• PECL Mode Operating Range:
♦ V
CC
= 4.2 V to 5.7 V with V
EE
= 0 V
• NECL Mode Operating Range:
♦ V
CC
= 0 V with V
EE
= −4.2 V to −5.7 V
• Internal Input Pulldown Resistors on CLK(s) and R.
• Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
• Moisture Sensitivity
♦ Level 1 for SOIC−8NB
♦ Level 3 for TSSOP−8
♦ For Additional Information, see Application Note AND8003/D
• Flammability Rating: UL 94 V−0 @ 0.125 in,
Oxygen Index: 28 to 34
• Transistor Count = 82 devices
• These Devices are Pb-Free, Halogen Free and are RoHS Compliant
MARKING DIAGRAMS*
KL32
ALYWG
G
SOIC−8NB
D SUFFIX
CASE 751−07
1
8
TSSOP−8
DT SUFFIX
CASE 948R−02
1
8
1
8
www.onsemi.com
KEL32
ALYW
G
1
8
HL32
ALYWG
G
1
8
HEL32
ALYW
G
1
8
(Note: Microdot may be in either location)
H = MC10
K = MC100
4U = MC10
2J = MC100
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
M
= Date Code
G = Pb-Free Package
*For additional marking information, refer to
Application Note AND8002/D
.
See detailed ordering and shipping information on page 6 of
this data sheet.
ORDERING INFORMATION
MC10EL32, MC100EL32
www.onsemi.com
2
4
3
Figure 1. Logic Diagram and Pinout Assignment
1
2
5
6
7
8
Q
V
EE
V
CC
QCLK
V
BB
R
÷2
Reset
CLK
Table 1. PIN DESCRIPTION
PIN FUNCTION
CLK, CLK ECL Clock Inputs*
Reset ECL Asynch Reset*
Q, Q ECL Data Outputs
V
BB
Reference Voltage Output
V
CC
Positive Supply
V
EE
Negative Supply
*Pins will default low when left open.
Table 2. MAXIMUM RATINGS
Symbol Parameter Condition 1 Condition 2 Rating Unit
V
CC
PECL Mode Power Supply V
EE
= 0 V 8 V
V
EE
NECL Mode Power Supply V
CC
= 0 V −8 V
V
I
PECL Mode Input Voltage
NECL Mode Input Voltage
V
EE
= 0 V
V
CC
= 0 V
V
I
≤ V
CC
V
I
≥ V
EE
6
−6
V
I
out
Output Current Continuous
Surge
50
100
mA
I
BB
V
BB
Sink/Source ± 0.5 mA
T
A
Operating Temperature Range −40 to +85 °C
T
stg
Storage Temperature Range −65 to +150 °C
q
JA
Thermal Resistance (Junction-to-Ambient) 0 lfpm
500 lfpm
SOIC−8NB 190
130
°C/W
q
JC
Thermal Resistance (Junction-to-Case) Standard Board SOIC−8NB 41 to 44 °C/W
q
JA
Thermal Resistance (Junction-to-Ambient) 0 lfpm
500 lfpm
TSSOP−8 185
140
°C/W
q
JC
Thermal Resistance (Junction-to-Case) Standard Board TSSOP−8 41 to 44 ± 5% °C/W
T
sol
Wave Solder (Pb-Free) <2 to 3 sec @ 260°C 265 °C
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
1. JEDEC standard multilayer board − 2S2P (2 signal, 2 power)
MC10EL32, MC100EL32
www.onsemi.com
3
Table 3. 10EL SERIES PECL DC CHARACTERISTICS (V
CC
= 5.0 V; V
EE
= 0 V (Note 1))
−40°C 25°C 85°C
Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit
I
EE
Power Supply Current 25 30 25 30 25 30 mA
V
OH
Output HIGH Voltage (Note 2) 3920 4010 4110 4020 4105 4190 4090 4185 4280 mV
V
OL
Output LOW Voltage (Note 2) 3050 3200 3350 3050 3210 3370 3050 3227 3405 mV
V
IH
Input HIGH Voltage (Single-Ended) 3770 4110 3870 4190 3940 4280 mV
V
IL
Input LOW Voltage (Single-Ended) 3050 3500 3050 3520 3050 3555 mV
V
BB
Output Voltage Reference 3.57 3.7 3.65 3.75 3.69 3.81 V
V
IHCMR
Input HIGH Voltage Common Mode
Range (Differential Configuration) (Note 3)
2.5 4.6 2.5 4.6 2.5 4.6 V
I
IH
Input HIGH Current 150 150 150
mA
I
IL
Input LOW Current 0.5 0.5 0.3
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.25 V / −0.5 V.
2. Outputs are terminated through a 50ĂW resistor to V
CC
− 2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential input
signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V
PP
min and 1V.
Table 4. 10EL SERIES NECL DC CHARACTERISTICS (V
CC
= 0 V; V
EE
= −5.0 V (Note 1))
−40°C 25°C 85°C
Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit
I
EE
Power Supply Current 25 30 25 30 25 30 mA
V
OH
Output HIGH Voltage (Note 2) −1080 −990 −890 −980 −895 −810 −910 −815 −720 mV
V
OL
Output LOW Voltage (Note 2) −1950 −1800 −1650 −1950 −1790 −1630 −1950 −1773 −1595 mV
V
IH
Input HIGH Voltage (Single-Ended) −1230 −890 −1130 −810 −1060 −720 mV
V
IL
Input LOW Voltage (Single-Ended) −1950 −1500 −1950 −1480 −1950 −1445 mV
V
BB
Output Voltage Reference −1.43 −1.30 −1.35 −1.25 −1.31 −1.19 V
V
IHCMR
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 3)
−2.5 −0.4 −2.5 −0.4 −2.5 −0.4 V
I
IH
Input HIGH Current 150 150 150
mA
I
IL
Input LOW Current 0.5 0.5 0.3
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.25 V / −0.5 V.
2. Outputs are terminated through a 50 W resistor to V
CC
− 2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential input
signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V
PP
min and 1V.
P1-P3P4-P6P7-P8

MC10EL32DG

Mfr. #:
Buy MC10EL32DG
Manufacturer:
ON Semiconductor
Description:
Clock Drivers & Distribution 5V ECL Divide By 2 Divider
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet