NJW1111V-TE1

NJW1111
– 4 –
!
!!
! TERMINAL DESCRIPTION
PIN NO. SYMBOL FUNCTION EQUIVALENT CIRCUIT
TERMINAL
DC
VOLTAGE
1 to 9
32 to 24
InA1 to 9
InB1 to 9
Ach Input 1 to 9
Bch Input 1 to 9
0V
11 to 13
22 to 20
OutA1 to 3
OutB1 to 3
Ach Output 1 to 3
Bch Output 1 to 3
0V
17,18 V
-
,V
+
V-,V+ Power Supply Terminal
V-,V+
10
23
GND Ground Terminal
0V
14
15
16
19
LATCH
DATA
CLOCK
ADR
LATCH
DATA
CLOCK
Chip address setting terminal
0V
GND
V-(sub)
200
V+
50k
V-(sub)
200
V+
V+
50
50
V-(sub)
V+
V-(sub)
4k
8k
V+
x12
8k
V+
V-
NJW1111
– 5 –
!
!!
! CONTROL DATA FORMAT
(
)
MSB First
SYMBOL PARAMETER MIN TYP MAX UNIT
t1
CLOCK Clock Width
4 - -
µs
t2
CLOCK Pulse Width (High)
2 - -
µs
t3
CLOCK Pulse Width (Low)
2 - -
µs
t4
LATCH Rise Hold Time
4 - -
µs
t5
DATA Setup Time
1.6 - -
µs
t6
DATA Hold Time
1.6 - -
µs
t7
CLOCK Setup Time
1.6 - -
µs
t8
LATCH High Pulse Width
1.6 - -
µs
LATCH
DAT
A
CLOCK
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
MSB LSB
t7 t1
t2 t3
t4 t8
t5 t6
NJW1111
– 6 –
!
!!
! CONTROL DATA
NJW1111 control data is constructed with 16bits.
MSB
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Setting DATA Select Address Chip Address
MSB
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Gain1 Selector1 0 0 0 0 * * * *
Gain2 Selector2 0 0 0 1 * * * *
Gain3 Selector3 0 0 1 0 * * * *
* Chip address is set by chip address select terminal (ADR) status.
Chip Address
Chip address select
terminal
D3 D2 D1 D0
Low 1 0 1 0
High 1 0 1 1
!
!!
!INITIAL CONDITION
MSB
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 0 0 0 0 0 0 0 0 0 * * * *
0 0 0 0 0 0 0 0 0 0 0 1 * * * *
0 0 0 0 0 0 0 0 0 0 1 0 * * * *
* Chip address is set by chip address select terminal (ADR) status.

NJW1111V-TE1

Mfr. #:
Manufacturer:
NJR (New Japan Radio)
Description:
Audio Amplifiers 9-IN 3-OUT Stereo Audio Selector
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet