DM74S161N

© 2000 Fairchild Semiconductor Corporation DS006471 www.fairchildsemi.com
August 1986
Revised April 2000
DM74S161 • DM74S163 Synchronous 4-Bit Binary Counters
DM74S161 DM74S163
Synchronous 4-Bit Binary Counters
General Description
These synchronous, presettable counters feature an inter-
nal carry look-ahead for application in high-speed counting
designs. They are 4-bit binary counters. The carry output is
decoded by means of a NOR gate, thus preventing spikes
during the normal counting mode of operation. Synchro-
nous operation is provided by having all flip-flops clocked
simultaneously so that the outputs change coincident with
each other when so instructed by the count enable inputs
and internal gating. This mode of operation eliminates the
output counting spikes which are normally associated with
asynchronous (ripple clock) counters. A buffered clock
input triggers the four flip-flops on the rising (positive-
going) edge of the clock input waveform.
These counters are fully programmable; that is, the outputs
may be preset to either level. As presetting is synchronous,
setting up a LOW level at the load input disables the
counter and causes the outputs to agree with the setup
data after the next clock pulse regardless of the levels of
the enable input.
The carry look-ahead circuitry provides for cascading
counters for n-bit synchronous applications without addi-
tional gating. Instrumental in accomplishing this function
are two count-enable inputs and a ripple carry output. Both
count-enable inputs (P and T) must be HIGH to count, and
input T is fed forward to enable the ripple carry output. The
ripple carry output thus enabled will produce a HIGH-level
output pulse with a duration approximately equal to the
HIGH-level portion of the Q
A
output. This HIGH-level over-
flow ripple carry pulse can be used to enable successive
cascaded stages.
Features
Synchronously programmable
Internal look-ahead for fast counting
Carry output for n-bit cascading
Synchronous counting
Load control line
Diode-clamped inputs
Ordering Code:
Connection Diagram
Order Number Package Number Package Description
DM74S161N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74S163N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
www.fairchildsemi.com 2
DM74S161 DM74S163
Logic Diagram
DM74S161 DM74S163
3 www.fairchildsemi.com
DM74S161 DM74S163
Timing Diagram
Sequence:
1. Clear outputs to zero
2. Preset to binary twelve
3. Count to thirteen, fourteen, fifteen, zero, one and two
4. Inhibit

DM74S161N

Mfr. #:
Manufacturer:
ON Semiconductor / Fairchild
Description:
Counter ICs Syn 4-Bit Binary Ctr
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet