Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
74LCX14TTR
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
74LCX14
Electrical c
haracterist
ics
7/15
T
able 7. A
C electrical c
haracteris
tics
Symbol
Parameter
T
est condition
V
alue
Unit
V
CC
(V)
C
L
(pF)
R
L
(
Ω
)
t
s
=
t
r
(ns)
-40 to 85 °C
Min
Max
t
PLH
t
PHL
Propagation delay
time
2.7
50
500
2.5
6.5
ns
3.0 to 3.6
1.5
5.0
t
OSLH
t
OSHL
Output to output
ske
w time
(1)
(2)
1.
Skew is defined as the absolute value of the di
ffere
nce between the actual propagation delay for any two
outputs of the same device switching in t
he same direction, either HIGH or LOW (t
OSLH
= | t
PLHm
- t
PLHn
|,
t
OSHL
= | t
PHLm
- t
PHLn
|)
2.
Parameter guaranteed by design
3.0 to 3.6
50
500
2.5
1.0
ns
T
able 8. Capac
itive c
haracteristi
cs
Symbol
P
arameter
T
est condition
V
alue
Unit
V
CC
(V)
T
A
= 25 °C
Min
T
yp
Max
C
IN
Input capacitance
3.3
V
IN
= 0 to V
CC
6p
F
C
PD
P
ower dissipation
capacitance
(1)
1.
C
PD
is defined as the value of the IC’s internal
eq
uivalent capacitance which is calculated from the
operating current consumption without
load. (Refer to Test Circuit)
. Average operating current
can be
obtained by the following equation. I
CC(opr)
= C
PD
x V
CC
x f
IN
+ I
CC
/6 (per gate)
3.3
f
IN
= 10MHz
V
IN
= 0 or V
CC
48
pF
Test circuit
74LCX14
8/15
5 T
est
cir
c
uit
Figure 4.
T
est circuit
C
L
= 50pF or equiv
alent (includes jig and probe capacitance)
R
L
= 500
Ω
or
equiv
alent
R
T
= Z
OUT
of pulse genera
tor (typically 50
Ω
)
6 W
avef
orms
Figure 5.
W
a
veform - pr
opagation delay
(f = 1MHz; 50% duty
cycle)
74LCX14
Package mechanica
l data
9/15
7
P
acka
ge mechanical data
In order to meet en
vironmental requirements
, ST off
ers these de
vices in ECOP
A
CK®
pack
ages. T
hese pac
kages ha
v
e a Lead-fr
ee second le
vel intercon
nect . The cate
gor
y of
second le
v
el interconnect is ma
rked on the pac
kage and on the inner bo
x label, in
compliance with JEDEC Standard
JESD97. The maximum ratin
gs related to soldering
conditions are also mark
ed on the inner bo
x
label. ECOP
A
CK is an ST trademark.
ECOP
ACK specifications are av
ailable at:
www
.st.com
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
74LCX14TTR
Mfr. #:
Buy 74LCX14TTR
Manufacturer:
STMicroelectronics
Description:
Inverters Hex Schmitt Trig Inv
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
74LCX14TTR
74LCX14MTR