OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

83026AMILF

P1-P3P4-P6P7-P9P10-P12
1©2015 Integrated Device Technology, Inc December 15, 2015
General Description
The 83026I is a low skew, 1-to-2 Differential-to- LVCMOS/LVTTL
Fanout Buffer and a member of the family of High Performance
Clock Solutions from IDT.The differential input can accept most
differential signal types (LVDS, LVHSTL, LVPECL, SSTL, and HCSL)
and translate to two single-ended LVCMOS/LVTTL outputs with a
maximum output skew of 20ps. The small 8-lead SOIC footprint
makes this device ideal for use in applications with limited board
space.
Features
• Two LVCMOS/LVTTL outputs
• Differential CLK/nCLK input pair
• CLK/nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
• Output frequency: 350MHz (typical)
• Output skew: 20ps (maximum)
• Part-to-part skew: 600ps (maximum)
• Additive phase jitter, RMS: 0.092ps (typical)
• Small 8 lead SOIC package saves board space
• Full 3.3V operating supply
• -40°C to 85°C ambient operating temperature
• Available in lead-free (RoHS 6) package
1
2
3
4
8
7
6
5
VDD
Q0
Q1
GND
nc
nCLK
nc
CLK
Q0
Q1
CLK
nCLK
Pulldown
Pullup
83026I
8-Lead SOIC, 150Mil
3.9mm x 4.9mm x 1.375mm package body
M Package
Top View
Pin Assignment
Block Diagram
83026I
Datasheet
Low Skew, 1-to-2,
Differential-to-LVCMOS/LVTTL Fanout
2©2015 Integrated Device Technology, Inc December 15, 2015
83026I Datasheet
Table 1. Pin Descriptions
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Number Name Type Description
1, 4 nc Unused No connect.
2 CLK Input Pulldown Non-inverting differential clock input.
3 nCLK Input Pullup Inverting differential clock input.
5 GND Power Power supply ground.
6 Q1 Output Single-ended clock output. LVCMOS/LVTTL interface levels.
7 Q0 Output Single-ended clock output. LVCMOS/LVTTL interface levels.
8V
DD
Power Positive supply pin.
Symbol Parameter Test Conditions Minimum Typical Maximum Units
C
IN
Input Capacitance 4pF
R
PULLUP
Input Pullup Resistor 51 k
R
PULLDOWN
Input Pulldown Resistor 51 k
C
PD
Power Dissipation Capacitance
(per output)
V
DD
= 3.6V 23 pF
R
OUT
Output Impedance 5 7 12
3©2015 Integrated Device Technology, Inc December 15, 2015
83026I Datasheet
Absolute Maximum Ratings
NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond
those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect product reliability.
DC Electrical Characteristics
Table 3A. Power Supply DC Characteristics, V
DD
= 3.3V ± 0.3V, T
A
= -40°C to 85°C
Table 3B. LVCMOS/LVTTL DC Characteristics, V
DD
= 3.3V ± 0.3V, T
A
= -40°C to 85°C
NOTE 1: Outputs terminated with 50 to V
DD
/2. See Parameter Measurement Information, Output Load Test Circuit Diagrams.
Table 3C. Differential DC Characteristics, V
DD
= 3.3V ± 0.3V, T
A
= -40°C to 85°C
NOTE 1: V
IL
should not be less than -0.3V.
NOTE 2: Common mode voltage is defined as V
IH
.
Item Rating
Supply Voltage, V
DD
4.6V
Inputs, V
I
-0.5V to V
DD
+ 0.5V
Outputs, V
O
-0.5V to V
DD
+ 0.5V
Package Thermal Impedance,
JA
112.7C/W (0 lfpm)
Storage Temperature, T
STG
-65C to 150C
Symbol Parameter Test Conditions Minimum Typical Maximum Units
V
DD
Positive Supply Voltage 3.0 3.3 3.6 V
I
DD
Power Supply Current 35 mA
Symbol Parameter Test Conditions Minimum Typical Maximum Units
V
OH
Output High Voltage; NOTE 1 V
DD
= 3.6V 2.6 V
V
OL
Output Low Voltage; NOTE 1 V
DD
= 3.6V or 2.625V 0.5 V
Symbol Parameter Test Conditions Minimum Typical Maximum Units
I
IH
Input High Current
nCLK V
IN
= V
DD
= 3.6V 5 µA
CLK V
IN
= V
DD
= 3.6V 150 µA
I
IL
Input Low Current
nCLK V
IN
= 0V, V
DD
= 3.6V -150 µA
CLK V
IN
= 0V, V
DD
= 3.6V -5 µA
V
PP
Peak-to-Peak Input Voltage;
NOTE 1
0.15 1.3 V
V
CMR
Common Mode Input Voltage;
NOTE 1, 2
GND + 0.5 V
DD
– 0.85 V
P1-P3P4-P6P7-P9P10-P12

83026AMILF

Mfr. #:
Buy 83026AMILF
Manufacturer:
IDT
Description:
Clock Buffer 1:2 Differential to LVCMOS Fanout Buffer
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet