SL2S1412_SL2S1512_SL2S1612 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet
COMPANY PUBLIC
Rev. 3.2 — 8 October 2013
167732 10 of 29
NXP Semiconductors
SL2S1412; SL2S1512; SL2S1612
ICODE ILT-M
10. Memory configuration
This section contains all information including commands by which a reader selects,
inventories, and accesses a ICODE ILT-M population
An interrogator manages ICODE ILT-M equipped tag populations using three basic
operations. Each of these operations comprises one or more commands. The operations
are defined as follows
Select: The process by which an interrogator selects a tag population for inventory
and access. Interrogators may use one or more Select commands to select a
particular tag population prior to inventory.
Inventory: The process by which an interrogator identifies ICODE ILT-M equipped tags.
An interrogator begins an inventory round by transmitting a BeginRound
command in one of two sessions. One or more tags may reply. The
interrogator detects a single tag reply and requests the PC, EPC, and
CRC-16 from the chip. An inventory round operates in one and only one
session at a time. For an example of an interrogator inventorying and
accessing a single tag refer to Section 18
, Ref. 2.
Access: The process by which an interrogator transacts with (reads from or writes to)
individual tags. An individual tag must be uniquely identified prior to access.
Access comprises multiple commands, some of which employ one-time-pad
based cover-coding of the R=>T link.
10.1 Memory
For the general memory layout according to the standard Section 18, Ref. 2. The tag
memory is logically subdivided into four distinct banks.
In accordance to the standard Section 18
, Ref. 2. The tag memory of the ICODE ILT-M is
organized in following 4 memory sections:
The logical address of all memory banks begin at zero (00h).
Table 5. Memory sections
Name Size Bank
Reserved memory (32-bit ACCESS and 32-bit KILL password) 64 bit 00b
EPC (excluding 16 bit CRC-16 and 16-bit PC) 240 bit 01b
TID (including unique 48 bit serial number) 96 bit 10b
User memory 512 bit 11b
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
SL2S1412_SL2S1512_SL2S1612 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet
COMPANY PUBLIC
Rev. 3.2 — 8 October 2013
167732 11 of 29
NXP Semiconductors
SL2S1412; SL2S1512; SL2S1612
ICODE ILT-M
Fig 5. TID for ICODE ILT-M
aaa-002934
Class Identifier
Byte 0
MS Byte
MS Bit LS Bit
TID
Mask-Designer Identifier Model Number XTID Header SNR
0007Bits 11 11 15 0 047 47Bits
07h 13h 1Fh 5F00hAddresses
5Fh00hAddresses
08h 14h 20h 2Fh 30hAddresses
E2h
(EAN.UCC)
TID Example
(ICODE EPC G2 M)
006h
(NXP)
803h
(ICODE G2 M)
0000h 000000000000h - FFFFFFFFFFFFh
Sub Version Number Version Number
0000b1b 0000011b
(ICODE EPC G2 M)
6003Bits 0
1Fh14h 18hAddresses 19h
LS Byte
Byte 11Byte 1 Byte 2 Byte 3 Byte 4 Byte 5 Byte 6
Table 6. Model number
SI (Status Indicator Bit) Sub Version No. Version (Silicon) No.
ICODE ILT-M 1 0000b 0000011b
SL2S1412_SL2S1512_SL2S1612 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet
COMPANY PUBLIC
Rev. 3.2 — 8 October 2013
167732 12 of 29
NXP Semiconductors
SL2S1412; SL2S1512; SL2S1612
ICODE ILT-M
10.1.1 Memory map
[1] This is the initial memory content when delivered by NXP Semiconductors
Table 7. Memory map
Bank
address
Memory
address
Type Content Initial
[1]
Remark
Bank 00 00h – 1Fh Reserved kill password:
refer to Section 18
, Ref. 2
all 00h unlocked memory
20h – 3Fh Reserved access password:
refer to Section 18
, Ref. 2
all 00h unlocked memory
Bank 01 00h – 0Fh EPC CRC-16: refer to Section 18,
Ref. 2
memory mapped
calculated CRC
10h – 14h EPC Backscatter length:
refer to Section 18
, Ref. 2
00110b unlocked memory
15h EPC UMI
refer to Section 18, Ref. 2
0b unlocked memory
16h EPC XI: refer to Section 18, Ref. 2 0b calculated
17h –1Fh EPC Numbering system indicator:
refer to Section 18
, Ref. 2
00h unlocked memory
20h - 10Fh EPC EPC:
refer to Section 18, Ref. 2
unlocked memory
110h - 1FFh EPC RFU 0000h factory locked memory
200h - 20Fh EPC ConfigWord 0000h unlocked memory
210h - 21Fh EPC XPC_W1 0000h factory locked memory
Bank 10 00h – 07h TID allocation class identifier:
refer to Section 18
, Ref. 2
1110 0010b factory locked memory
08h – 13h TID tag mask designer identifier:
refer to Section 18, Ref. 2
0000 0000 0110b factory locked memory
14h – 1Fh TID tag model number:
refer to Section 18
, Ref. 2
TMNR factory locked memory
20h – 2Fh TID Extended TID header
refer to [Section 18
, Ref. 3
XTID Header locked memory
30h – 5Fh TID serial number:
refer to [Section 18, Ref. 2
SNR locked memory
Bank 11 00h – 1FFh User user memory:
refer to [Section 18
, Ref. 2
undefined unlocked memory

SL2S1512FTBX

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
RFID Transponders ICODE ILT-M
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet