© Semiconductor Components Industries, LLC, 2009
October, 2009 − Rev. 18
1 Publication Order Number:
CS8126/D
CS8126
5.0 V, 750 mA Low
Dropout Linear Regulator
with Delayed RESET
The CS8126 is a low dropout, high current 5.0 V linear regulator. It
is an improved replacement for the CS8156. Improvements include
higher accuracy, tighter saturation control, better supply rejection, and
enhanced RESET
circuitry. Familiar PNP regulator features such as
reverse battery protection, overvoltage shutdown, thermal shutdown,
and current limit make the CS8126 suitable for use in automotive and
battery operated equipment. Additional on−chip filtering has been
included to enhance rejection of high frequency transients on all
external leads.
An active microprocessor RESET
function is included on−chip with
externally programmable delay time. During power−up, or after
detection of any error in the regulated output, the RESET
lead will
remain in the low state for the duration of the delay. Types of errors
include short circuit, low input voltage, overvoltage shutdown,
thermal shutdown, or others that cause the output to become
unregulated. This function is independent of the input voltage and will
function correctly with an output voltage as low as 1.0 V. Hysteresis is
included in both the reset and Delay comparators for enhanced noise
immunity. A latching discharge circuit is used to discharge the Delay
capacitor, even when triggered by a relatively short fault condition.
This circuit improves upon the commonly used SCR structure by
providing full capacitor discharge (0.2 V type).
Note: The CS8126 is lead compatible with the LM2927 and
LM2926.
Features
• Low Dropout Voltage (0.6 V at 0.5 A)
• 3.0% Output Accuracy
• Active RESET
• External RESET Delay for Reset
• Protection Circuitry
− Reverse Battery Protection
− +60 V, −50 V Peak Transient Voltage
− Short Circuit Protection
− Internal Thermal Overload Protection
• These are Pb−Free Devices
1
7
D
2
PAK−7
DPS SUFFIX
CASE 936AB
Pin 1. V
IN
2. V
OUT
3. V
OUT(SENSE)
4. GND
5. Delay
6. RESET
7. NC
MARKING
DIAGRAM
*For additional information on our Pb−Free strategy
and soldering details, please download the
ON Semiconductor Soldering and Mounting
Techniques Reference Manual, SOLDERRM/D.
http://onsemi.com
A = Assembly Location
W = Wafer Lot
Y = Year
WW = Work Week
G = Pb−Free Device
CS
8126
AWLYWWG
1
Device Package Shipping
†
ORDERING INFORMATION
CS8126−1YDPSR7G D
2
PAK−7
(Pb−Free)
750/Tape & Reel
CS8126−1YDPS7G D
2
PAK−7
(Pb−Free)
50 Units / Rail
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.