Obsolete Product(s) - Obsolete Product(s)Obsolete Product(s) - Obsolete Product(s)
M48Z32V Operating modes
7/19
2 Operating modes
The M48Z32V also has its own Power-fail Detect circuit. The control circuitry constantly
monitors the single power supply for an out of tolerance condition. When V
CC
is out of
tolerance, the circuit write protects the SRAM, providing a high degree of data security in the
midst of unpredictable system operation brought on by low V
CC
. As V
CC
falls below
approximately V
SO
, the control circuitry connects the battery which maintains data until valid
power returns.
Table 2. Operating modes
Note: X = V
IH
or V
IL
; V
SO
= Battery back-up switchover voltage.
2.1 Read mode
The M48Z32V is in the READ Mode whenever W (WRITE Enable) is high, E (Chip Enable)
is low. The device architecture allows ripple-through access of data from eight of 262,144
locations in the static storage array. Thus, the unique address specified by the 15 Address
Inputs defines which one of the 32,768 bytes of data is to be accessed. Valid data will be
available at the Data I/O pins within Address Access time (t
AVQV
) after the last address input
signal is stable, providing that the E
and G access times are also satisfied. If the E and G
access times are not met, valid data will be available after the latter of the Chip Enable
Access time (t
ELQV
) or Output Enable Access time (t
GLQV
).
The state of the eight three-state Data I/O signals is controlled by E
and G. If the outputs are
activated before t
AVQV
, the data lines will be driven to an indeterminate state until t
AVQV
. If
the Address Inputs are changed while E
and G remain active, output data will remain valid
for Output Data Hold time (t
AXQX
) but will go indeterminate until the next Address Access.
Mode V
CC
E G W DQ0-DQ7 Power
Deselect
3.0 to 3.6V
V
IH
X X High Z Standby
WRITE V
IL
XV
IL
D
IN
Active
READ V
IL
V
IL
V
IH
D
OUT
Active
READ V
IL
V
IH
V
IH
High Z Active
Deselect V
SO
to V
PFD
(min)
(1)
1. See Table 12 on page 15 for details.
X X X High Z CMOS standby
Deselect V
SO
(1)
X X X High Z
Battery back-up
mode
Obsolete Product(s) - Obsolete Product(s)
Obsolete Product(s) - Obsolete Product(s)Obsolete Product(s) - Obsolete Product(s)
Operating modes M48Z32V
8/19
Figure 4. Read mode AC waveforms
Note: WRITE Enable (W
) = High.
Table 3. Read mode AC characteristics
2.2 Write mode
The M48Z32V is in the WRITE Mode whenever W and E are low. The start of a WRITE is
referenced from the latter occurring falling edge of W
or E. A WRITE is terminated by the
earlier rising edge of W
or E. The addresses must be held valid throughout the cycle. E or W
must return high for a minimum of t
EHAX
from Chip Enable or t
WHAX
from WRITE Enable
prior to the initiation of another READ or WRITE cycle. Data-in must be valid t
DVWH
prior to
the end of WRITE and remain valid for t
WHDX
afterward. G should be kept high during
WRITE cycles to avoid bus contention; although, if the output bus has been activated by a
low on E
and G, a low on W will disable the outputs t
WLQZ
after W falls.
Symbol Parameter
(1)
1. Valid for ambient operating temperature: T
A
= 0 to 70°C; V
cc
= 3.0 to 3.6V (except where noted).
M48Z32V
Unit–35
Min Max
t
AVAV
READ cycle time 35 ns
t
AVQV
Address valid to output valid 35 ns
t
ELQV
Chip enable low to output valid 35 ns
t
GLQV
Output enable low to output valid 15 ns
t
ELQX
(2)
2. C
L
= 5pf (see Figure 8 on page 16).
Chip enable low to output transition 5 ns
t
GLQX
(2)
Output enable low to output transition 0 ns
t
EHQZ
(2)
Chip enable high to output Hi-Z 13 ns
t
GHQZ
(2)
Output enable high to output Hi-Z 13 ns
t
AXQX
Address transition to output transition 5 0 ns
AI00925
tAVAV
tAVQV tAXQX
tELQV
tELQX
tEHQZ
tGLQV
tGLQX
tGHQZ
VALID
A0-A14
E
G
DQ0-DQ7
VALID
Obsolete Product(s) - Obsolete Product(s)
Obsolete Product(s) - Obsolete Product(s)Obsolete Product(s) - Obsolete Product(s)
M48Z32V Operating modes
9/19
Figure 5. Write enable controlled, write mode AC waveforms
Figure 6. Chip enable controlled, write mode AC waveforms
AI05662
tAVAV
tWHAX
tDVWH
DATA INPUT
A0-A14
E
W
DQ0-DQ7
VALID
tAVWH
tWLWH
tAVWL
tWLQZ
tWHDX
tWHQX
AI00927
tAVAV
tEHAX
tDVEH
A0-A14
E
W
DQ0-DQ7
VALID
tAVEH
tAVEL
tAVWL
tELEH
tEHDX
DATA INPUT
Obsolete Product(s) - Obsolete Product(s)

M48Z32V-35MT1F

Mfr. #:
Manufacturer:
STMicroelectronics
Description:
NVRAM 256K (32Kx8) 35ns
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet