OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

MAX7368EUE+

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P19
MAX7367/MAX7368/MAX7369
4-Channel I
2
C Switches/Multiplexer
4 _______________________________________________________________________________________
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Input Leakage Current I
L
-1 +1 µA
Input Capacitance C
I
All inputs = GND 5 pF
PASS GATE
Switch On-Resistance R
ON
V
DD
= 4.5V to 5.5V, I
O
= 15 mA, V
O
= 0.4V 4 12 24 Ω
Switch Output Voltage V
PASS
V
I(SW)
= V
DD
, I
O
= -100µA 2.6 3.6 4.5 V
Leakage Current I
L
-1 +1 µA
Input/Output Capacitance C
IO
All inputs = GND 6 pF
INT OUTPUT
Low-Level Output Current I
OL
V
OL
= 0.4V 3 mA
High-Level Output Current I
OH
1µA
TIMING CHARACTERISTICS (Figure 1)
(V
DD
= 2.3V to 5.5V, T
A
= -40°C to +85°C, unless otherwise noted.) (Note 1)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Propagation Delay from SDA To
SD_ or SCL to SC_
t
pd
(Note 3) 0.3 ns
SCL Clock Frequency f
SCL
0 400 kHz
f
SCL
= 100kHz 4.7
Bus Free Time Between a STOP
and START Condition
t
BUF
f
SCL
= 400kHz 1.3
µs
f
SCL
= 100kHz 4.0
Hold Time (Repeated) START
Condition (after this period, the
first clock pulse is generated)
t
HD
;
STA
f
SCL
= 400kHz 0.6
µs
f
SCL
= 100kHz 4.7
Low Period of the SCL Clock t
LOW
f
SCL
= 400kHz 1.3
µs
f
SCL
= 100kHz 4.0
High Period of the SCL Clock t
HIGH
f
SCL
= 400kHz 0.6
µs
f
SCL
= 100kHz 4.7
Setup Time for a Repeated START
Condition
t
SU;STA
f
SCL
= 400kHz 0.6
µs
f
SCL
= 100kHz 4.0
Setup Time for STOP Condition t
SU
;
STO
f
SCL
= 400kHz 0.6
µs
f
SCL
= 100kHz 0 3.45
Data Hold Time (Note 4) t
HD
;
DAT
f
SCL
= 400kHz 0 0.9
µs
f
SCL
= 100kHz 250
Data Setup Time t
SU
;
DAT
f
SCL
= 400kHz 100
ns
f
SCL
= 100kHz 1000
Rise Time of Both SDA and SCL
Signals
t
r
f
SCL
= 400kHz (Note 5)
20 +
0.1C
b
300
ns
ELECRTICAL CHARACTERISTICS (5V SUPPLY) (continued)
(V
DD
= 4.5V to 5.5V, T
A
= -40°C to +85°C, unless otherwise noted. Typical values are at V
DD
= 5V, T
A
= +25°C.) (Note 1)
MAX7367/MAX7368/MAX7369
4-Channel I
2
C Switches/Multiplexer
_______________________________________________________________________________________ 5
Note 1: All parameters are production tested at T
A
= +25°C and guaranteed by design over the specified temperature range.
Note 2: Minimum value is not production tested. Guaranteed by design.
Note 3: Pass gate propagation delay is calculated from 20Ω (typ) R
ON
and the 15pF load capacitance. Not production tested.
Note 4: A master device must provide a hold time of at least 300ns for the SDA signal (referred to the V
IL
of the SCL) in order to
bridge the undefined region of SCL’s falling edge.
Note 5: C
b
= total capacitance of one bus line in pF.
Note 6: Guaranteed by design.
Note 7: Measurements taken with a 1kΩ pullup resistor and 50pF load.
TIMING CHARACTERISTICS (Figure 1) (continued)
(V
DD
= 2.3V to 5.5V, T
A
= -40°C to +85°C, unless otherwise noted.) (Note 1)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
f
SCL
= 100kHz 300
Fall Time of Both SDA and SCL
Signals
t
f
f
SCL
= 400kHz (Note 5)
20 +
0.1C
b
300
ns
Capacitive Load for Each Bus Line C
b
(Note 6) 400 pF
Pulse Width of Spikes Suppressed t
SP
50 ns
Data Valid Time from High to Low t
VD
;
DATL
(Note 7) 1 µs
Data Valid Time from Low to High t
VD
;
DATH
(Note 7) 0.6 µs
Data Valid Acknowledge t
VD
;
ACK
1µs
INT (Figure 2)
INT_ to INT Active Valid Time t
IV
4µs
INT_ to INT Inactive Delay Time t
IR
2µs
Low-Level, Pulse-Width Rejection
or INT_ Inputs
t
W
(
REJ
)
L
1µs
High-Level, Pulse-Width Rejection
or INT_ Inputs
t
W
(
REJ
)
H
0.5 µs
RESET (Figure 3)
Pulse-Width Low Reset t
WL
(
RST
)
4ns
Reset Time (SDA Clear) t
RST
500 ns
Recovery to Start t
REC
;
STA
0ns
SDA
SCL
t
BUF
t
SU;STO
t
r
t
SP
t
HD;STA
t
SU;STA
t
f
t
HIGH
t
SU;DAT
t
HD;DAT
t
r
t
LOW
t
HD;STA
t
f
S S
S
r
P
Figure 1. 2-Wire Serial-Interface Timing Diagram
MAX7367/MAX7368/MAX7369
4-Channel I
2
C Switches/Multiplexer
6 _______________________________________________________________________________________
INT
50%
50%
t
W(REJ)H
50%
50%
t
IR
t
W(REJ)L
t
IV
INT_
Figure 2. INT Timing Diagram
SCL
SDA
RESET
t
REC;STA
t
WL(RST)
t
RST
Figure 3. RESET Timing Diagram
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P19

MAX7368EUE+

Mfr. #:
Buy MAX7368EUE+
Manufacturer:
Maxim Integrated
Description:
Multiplexer Switch ICs 4Ch I2C Switch/MUX
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet