LT1529CQ-3.3#TRPBF

7
LT1529
LT1529-3.3/LT1529-5
152935fb
CCHARA TERIST
ICS
UW
AT
Y
P
I
CA
LPER
F
O
R
C
E
PI FU CTIO S
U
UU
OUTPUT (Pin 1): OUTPUT Pin. The OUTPUT pin supplies
power to the load. A minimum output capacitor of 22µF is
required to prevent oscillations. Larger values will be
required to optimize transient response for large load
current deltas. See the Applications Information section
for further information on output capacitance and reverse
output characteristics.
SENSE (Pin 2): SENSE Pin. For fixed voltage versions of
the LT1529 (LT1529-3.3, LT1529-5) the SENSE pin is the
input to the error amplifier. Optimum regulation will be
obtained at the point where the SENSE pin is connected to
the output pin. For most applications the SENSE pin is
connected directly to the OUTPUT pin at the regulator. In
critical applications small voltage drops caused by the
resistance (R
P
) of PC traces between the regulator and the
load, which would normally degrade regulation, may be
eliminated by connecting the SENSE pin to the OUTPUT
pin at the load as shown in Figure 1 (Kelvin Sense Connec-
tion). Note that the voltage drop across the external PC
traces will add to the dropout voltage of the regulator. The
SENSE pin bias current is 15µA at the nominal regulated
output voltage. This pin is internally clamped to –0.6V
(one V
BE
).
ADJ (Pin 2): Adjust Pin. For the LT1529 (adjustable
version) the ADJ pin is the input to the error amplifier. This
+
V
IN
V
IN
1
2
3
LT1529 • F01
5
4
OUTPUT
SENSE
LT1529-5
R
P
SHDN
GND
LOAD
+
R
P
Figure 1. Kelvin Sense Connection
pin is internally clamped to 6V and –0.6V (one V
BE
). This
pin has a bias current of 150nA which flows into the pin.
See Bias Current curve in the Typical Performance Char-
acteristics. The ADJ pin reference voltage is equal to 3.75V
referenced to ground.
SHDN (Pin 4): Shutdown Pin. This pin is used to put the
device into shutdown. In shutdown the output of the
device is turned off. This pin is active low. The device will
be shut down if the SHDN pin is actively pulled low. The
SHDN pin current with the pin pulled to ground will be 6µA.
The SHDN pin is internally clamped to 7V and –0.6V (one
V
BE
). This allows the SHDN pin to be driven directly by 5V
logic or by open-collector logic with a pull-up resistor. The
pull-up resistor is only required to supply the leakage
current of the open-collector gate, normally several mi-
croamperes. Pull-up current must be limited to a maxi-
mum of 5mA. A curve of SHDN pin input current as a
Load Regulation
TEMPERATURE (°C)
–50
LOAD REGULATION (mV)
–5
0
5
25 75
LT1529 • G28
–10
–15
–25 0
50 100 125
–20
–25
LT1529-5
LT1529-3.3
LT1529
V
IN
= V
OUT
(NOMINAL) + 1V
I
LOAD
= 100mA to 3A
V
ADJ
= V
OUT
TIME (µs)
0
OUTPUT VOLTAGE
DEVIATION (V)
LOAD CURRENT (A)
0.1
0.1
160
LT1529 • G30
2
0.2
0
0.2
3
1
40
80
120
20 180
60
100
140
200
V
IN
= 6V
C
IN
= 10µF
C
OUT
= 22µF
LT1529-5 Transient Response
TIME (µs)
0
OUTPUT VOLTAGE
DEVIATION (V)
LOAD CURRENT (A)
0.1
0.1
800
LT1529 • G29
2
0.2
0
0.2
3
1
200
400
600
100 900
300
500
700
1000
V
IN
= 6V
C
IN
= 3.3µF
C
OUT
= 47µF
LT1529-5 Transient Response
8
LT1529
LT1529-3.3/LT1529-5
152935fb
PI FU CTIO S
U
UU
function of voltage appears in the Typical Performance
Characteristics. If the SHDN pin is not used it can be left
open circuit. The device will be active, output on, if the
SHDN pin is not connected.
V
IN
(Pin 5): Input Pin. Power is supplied to the device
through the V
IN
pin. The V
IN
pin should be bypassed to
ground if the device is more than six inches away from the
main input filter capacitor. In general, the output imped-
ance of a battery rises with frequency so it is advisable to
U
S
A
O
PP
L
IC
AT
I
WU
U
I FOR ATIO
The LT1529 is a 3A low dropout regulator with mi-
cropower quiescent current and shutdown capable of
supplying 3A of output current at a dropout voltage of
0.6V. The device operates with very low quiescent current
(50µA). In shutdown the quiescent current drops to only
16µA. In addition to the low quiescent current the LT1529
incorporates several protection features which make it
ideal for use in battery-powered systems. The device is
protected against reverse input voltages. In battery backup
applications where the output can be held up by a backup
battery when the input is pulled to ground, the LT1529 acts
like it has a diode in series with its output and prevents
reverse current flow.
Adjustable Operation
The adjustable version of the LT1529 has an output
voltage range of 3.75V to 14V. The output voltage is set
by the ratio of two external resistors as shown in Figure 2.
The device servos the output voltage to maintain the
voltage at the ADJ pin at 3.75V. The current in R1 is then
equal to 3.75V/R1. The current in R2 is equal to the sum
of the current in R1 and the ADJ pin bias current. The ADJ
pin bias current, 150nA at 25°C, flows through R2 into the
ADJ pin. The output voltage can be calculated according
to the formula in Figure 2. The value of R1 should be less
than 400k to minimize errors in the output voltage caused
by the ADJ pin bias current. Note that in shutdown the
output is turned off and the divider current will be zero.
Curves of ADJ Pin Voltage vs Temperature and ADJ Pin
include a bypass capacitor in battery-powered circuits. A
bypass capacitor in the range of 1µF to 10µF is sufficient.
The LT1529 is designed to withstand reverse voltages on
the V
IN
pin with respect to ground and OUTPUT pin. In the
case of a reversed input, which can happen if a battery is
plugged in backwards, the LT1529 will act as if there is a
diode in series with its input. There will be no reverse
current flow into the LT1529 and no reverse voltage will
appear at the load. The device will protect both itself and
the load.
+
V
IN
V
OUT
= 3.75V + (I
ADJ
× R2)
V
IN
V
OUT
R2
R1
1
2
3
LT1529 • F02
5
4
OUTPUT
SENSE
LT1529
SHDN
GND
()
1 +
R2
R1
V
ADJ
= 3.75V
I
ADJ
= 150nA AT 25°C
OUTPUT RANGE = 3.3V TO 14V
Figure 2. Adjustable Operation
Bias Current vs Temperature appear in the Typical Perfor-
mance Characteristics. The reference voltage at the ADJ
pin has a positive temperature coefficient of approxi-
mately 15ppm/°C. The ADJ pin bias current has a negative
temperature coefficient. These effects will tend to cancel
each other.
The adjustable device is specified with the ADJ pin tied to
the OUTPUT pin. This sets the output voltage to 3.75V.
Specifications for output voltage greater than 3.75V will be
proportional to the ratio of the desired output voltage to
3.75V (V
OUT
/3.75V). For example: load regulation for an
output current change of 1mA to 3A is –0.5mV typical at
V
OUT
= 3.75V. At V
OUT
= 12V, load regulation would be:
12
375
05 16
V
V
mV mV
.
–. .
()
=
()
9
LT1529
LT1529-3.3/LT1529-5
152935fb
U
S
A
O
PP
L
IC
AT
I
WU
U
I FOR ATIO
Thermal Considerations
The power handling capability of the device will be limited
by the maximum rated junction temperature (125°C). The
power dissipated by the device will be made up of two
components:
1. Output current multiplied by the input/output voltage
differential: I
OUT
• (V
IN
– V
OUT
), and
2. Ground pin current multiplied by the input voltage:
I
GND
• V
IN
.
The GND pin current can be found by examining the GND
Pin Current curves in the Typical Performance Character-
istics. Power dissipation will be equal to the sum of the two
components listed above.
The LT1529 series regulators have internal thermal limit-
ing designed to protect the device during overload condi-
tions. For continuous normal load conditions the maxi-
mum junction temperature rating of 125°C must not be
exceeded. It is important to give careful consideration to
all sources of thermal resistance from junction to ambient.
Additional heat sources mounted nearby must also be
considered.
For surface mount devices heat sinking is accomplished
by using the heat spreading capabilities of the PC board
and its copper traces. Experiments have shown that the
heat spreading copper layer does not need to be electri-
cally connected to the tab of the device. The PC material
can be very effective at transmitting heat between the pad
area, attached to the tab of the device, and a ground or
power plane layer either inside or on the opposite side of
the board. Although the actual thermal resistance of the PC
material is high, the length/area ratio of the thermal
resistor between layers is small. Copper board stiffeners
and plated through-holes can also be used to spread the
heat generated by power devices.
The following tables list thermal resistances for each
package. For the TO-220 package, thermal resistance is
given for junction-to-case only since this package is
usually mounted to a heat sink. Measured values of
thermal resistance for several different copper areas are
listed for the DD package. All measurements were taken in
still air on 3/32" FR-4 board with 1-oz copper. This data can
be used as a rough guideline in estimating thermal resis-
tance. The thermal resistance for each application will be
affected by thermal interactions with other components as
well as board size and shape. Some experimentation will
be necessary to determine the actual value.
Table 1. Q Package, 5-Lead DD
COPPER AREA
TOPSIDE* BACKSIDE BOARD AREA
2500 sq. mm 2500 sq. mm 2500 sq. mm 23°C/W
1000 sq. mm 2500 sq. mm 2500 sq. mm 25°C/W
125 sq. mm 2500 sq. mm 2500 sq. mm 33°C/W
* Device is mounted on topside.
THERMAL RESISTANCE
(JUNCTION-TO-AMBIENT)
Calculating Junction Temperature
Example: Given an output voltage of 3.3V, an input voltage
range of 4.5V to 5.5V, an output current range of 0mA to
500mA, and a maximum ambient temperature of 50°C,
what will the maximum junction temperature be?
The power dissipated by the device will be equal to:
I
OUT(MAX)
• (V
IN(MAX)
– V
OUT
) + (I
GND
• V
IN(MAX)
)
where, I
OUT(MAX)
= 500mA
V
IN(MAX)
= 5.5V
I
GND
at (I
OUT
= 500mA, V
IN
= 5.5V) = 3.6mA
so, P = 500mA • (5.5V – 3.3V) + (3.6mA • 5.5V)
= 1.12W
If we use a DD package, then the thermal resistance will be
in the range of 23°C/W to 33°C/W depending on copper
area. So the junction temperature rise above ambient will
be approximately equal to:
1.12W • 28°C/W = 31.4°C
The maximum junction temperature will then be equal to
the maximum junction temperature rise above ambient
plus the maximum ambient temperature or:
T
JMAX
= 50°C + 31.4°C = 81.4°C
Output Capacitance and Transient Performance
The LT1529 is designed to be stable with a wide range of
output capacitors. The minimum recommended value is
22µF with an ESR of 0.2 or less. The LT1529 is a
T Package, 5-Lead TO-220
Thermal Resistance (Junction-to-Case) = 2.5°C/W

LT1529CQ-3.3#TRPBF

Mfr. #:
Manufacturer:
Analog Devices / Linear Technology
Description:
LDO Voltage Regulators Fixed 3.3Vout - 3A Low Dropout Regulators with Micropower Quiescent Current and Shutdown
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union