MAX9010–MAX9013
SC70, 5ns, Low-Power, Single-Supply,
Precision TTL Comparators
_______________________________________________________________________________________ 5
Note 4: Although Common-Mode Input Voltage Range is restricted to -0.2V ≤ V
CM
≤ (V
CC
- 1.9V), either or both inputs can go to either
absolute maximum voltage limit, i.e., from -0.3V to (V
CC
+ 0.3V), without damage. The comparator will make a correct (and fast)
logic decision provided that at least one of the two inputs is within the specified common-mode range. If both inputs are outside
the common-mode range, the comparator output state is indeterminate.
Note 5: For the MAX9012, Input Offset Voltage is defined as the input voltage(s) required to make the OUT output voltage(s) remain
stable at 1.4V. For the MAX9013, it is defined as the average of two input offset voltages, measured by forcing first the OUT
output, then the OUT output to 1.4V.
Note 6: Propagation delay for these high-speed comparators is guaranteed by design because it cannot be accurately measured
with low levels of input overdrive voltage using automatic test equipment in production. Note that for low overdrive
conditions, V
OS
is added to the overdrive.
Note 7: Differential Propagation Delay, measured either on a single output of the MAX9012/MAX9013 (or between OUT and OUT
outputs on the MAX9013) is defined as: ∆t
PD(±)
= |(t
PD+
) - (t
PD-
)|.
Note 8: Latch times are guaranteed by design. Latch setup time (t
SU
) is the interval in which the input signal must be stable prior to
asserting the latch signal. The hold time (t
H
) is the interval after the latch is asserted in which the input signal must remain
stable. Latch propagation delay (t
LPD
) is the delay time for the output to respond when the latch enable pin is deasserted
(see Figure 1).
