Data Sheet AD8128
Rev. A | Page 9 of 12
THEORY OF OPERATION
The AD8128 is a high speed, low noise analog line equalizer
that compensates for losses in CAT-5/CAT-5e cables up to
100 meters with ±1 dB flatness in the pass band out to 70 MHz
(see Figure 8). Two continuously adjustable control voltages
alter the frequency response to add flexibility to the system by
allowing for the compensation of various cable lengths as well
as for variations in the cable itself. The dc control voltage pin
V
GAIN
adjusts ac broadband gain from 0 dB to 3 dB (see Figure 6) to
account for dc resistive losses present in the cable. A second dc
control voltage pin V
PEAK
adjusts the amount of high frequency
peaking (see Figure 5) from 0 dB to 20 dB. This compensates
for the high frequency loss due to the skin effect of the cable.
The AD8128 has a high impedance differential input that allows
it to receive dc-coupled signals directly from the cable. For
systems with very high CMRR specifications, the AD8128 can
also be used with a dedicated receiver, such as the AD8130 or
AD8143, placed in front of it. The output of the AD8128 is low
impedance and is capable of driving a 150 Ω load resistor and
up to 20 pF of load capacitance at the output. For systems with
high parasitic capacitances at the output, it is recommended
that a small series resistor be placed between the output and
capacitive load to reduce ringing in the pulse response.
The AD8128 is designed to be used in medium-length systems
that have stringent low noise requirements as well as longer-
length systems that can tolerate more noise. For the medium-
length requirements, a single AD8128 is able to compensate up
to 100 meters of cable with only 1.5 mV rms of output noise.
For longer-length applications that require equalization of up to
200 meters of cable, two AD8128 devices can be cascaded together
to achieve the desired equalization, while keeping approximately
the same pass-band bandwidth, but with a slight degradation
in settling time and slew rate.
The frequency response of the AD8128 approximates the
inverse frequency response of a lossy transmission line, which
is given by


fjkl
efH
1
(1)
where:
f is the frequency.
l is the length.
k is the line constant.
The AD8128 approximates the magnitude response of
Equation 1 by summing multiple zero-poles pairs offset at
different frequencies. Equalization adjustment due to varying
line lengths is done by changing the weighting factors of each of
the zero-pole pairs.
INPUT COMMON-MODE VOLTAGE RANGE
CONSIDERATIONS
When using the AD8128 as a receiver, it is important to ensure
that the input common-mode (CM) voltage range of the AD8128
stays within the specified range. The input CM level can be easily
calculated by adding the CM level of the driver, the amplitude
of any sync pulses, and the other possible induced common-mode
signals from power lines and fluorescent lights.
V
ICM
= V
CM
+ V
SYNC
+ V
OTHER
(2)
For example, when using a single 5 V supply on the drive side,
the CM voltage of the line typically becomes the midsupply voltage,
V
CM
= 2.5 V. Furthermore, an addition of a sync signal, V
SYNC
=
0.5 V, on to the common mode puts the peak CM voltage at 3 V.
Assuming that both the driver and receiver have exactly the same
ground potential, the signal is marginally below the upper end
of the common-mode input range of 3.1 V. Other CM signals
that can be picked up by the CAT-5 cable result in exceeding the
CM input range of the AD8128.
The most effective way of not exceeding the CM level of the
AD8128 is to lower the CM level on the driver. In the previous
example, this was the primary contributor to the CM input level.
If this is not possible, a dedicated receiver with a wider CM input
range, such as the AD8130 or AD8143, must be used.
AD8128 Data Sheet
Rev. A | Page 10 of 12
APPLICATIONS INFORMATION
KVM APPLICATIONS
In KVM applications, cable equalization typically occurs at the
root of the KVM network. In a star configuration, a driver is
located at each of the end nodes and a receiver/equalizer is
located at the single root node. In a daisy-chain configuration,
each of the end nodes are connected to one another, and one of
them is connected to the root. Similarly, the drivers are placed
on the nodes, and the receivers/equalizers are placed at the root.
In both of these aforementioned configurations, three AD8128
receiver/equalizers can be used at the root node to equalize the
transmitted red (R), green (G), and blue (B) channels for up to
100 meters of cable. Since the skew between two pairs of cables
in CAT-5 is less than 1%, the control pins can be tied together
and used as a single set of controls.
If the common-mode levels of the inputs permit using the
AD8128 as a receiver (see the Input Common-Mode Voltage
Range Considerations section), the input signal must be
terminated by a 100 Ω shunt resistor between the pairs, or by
two 50 Ω shunt resistors with a common-mode tap in the middle.
This CM tap can extract the sync information from the signal if
sync-on-common-mode is used.
V
OFFSET
V
GAIN
V
PEAK
V
OUT
V
IN+
V
IN–
AD8128
HPF
HPF
LPF
V
CM
50
50
V
CM
V
DIFF
V
CM
V
DIFF
CAT-5
05699-016
Figure 18. Single Receiver Configuration for CAT-5 Equalizer
DC CONTROL PINS
The AD8128 uses two control pins (V
GAIN
and V
PEAK
) to adjust
the equalization based on the length of the cable and one pin
(V
OFFSET
) to adjust the dc output offset. V
GAIN
is a user-adjustable
0 V to 1 V broadband gain control pin, and V
PEAK
is a 0 V to 1 V
adjustable high frequency gain pin to equalize for the skin effect
in CAT-5 cable. The values of both V
PEAK
and V
GAIN
are linearly
correlated to the length of the cable to be equalized. A simple
formula can approximate the desired values for both of these pins.
425m/V
)(mlength
V
GAIN
(3)
110m/V
)(mlength
V
PEAK
(4)
While these equations give a close approximation of the desired
value for each pin, to achieve optimal performance, it can be
necessary to adjust these values slightly.
Figure 19 and Figure 20 illustrate circuits that adjusts the
control pins on the AD8128. In Figure 19, a 1 kΩ potentiometer
adjusts the control pin voltage between the specified range of 0 V to
1 V. In Figure 20, a 2 kΩ potentiometer controls the offset pin from
−2.5 V to +2.5 V. For both of these configurations, a ±5V supply
is assumed.
CONTROL PIN
V
GAIN
OR V
PEAK
0.01µF
+5
V
4k
1k
0
5699-017
Figure 19. Circuit to Control V
GAIN
and V
PEAK
(0 V to 1 V)
OFFSET
0.01µF
+5
V
–5V
1k
1k
2k
05699-018
Figure 20. Circuit to Control V
OFFSET
(±2.5 V)
Data Sheet AD8128
Rev. A | Page 11 of 12
V
OFFSET
V
GAIN
V
PEAK
V
OFFSET
V
GAIN
V
PEAK
V
OUT
V
IN+
V
IN–
AD8128
HPF
HPF
LPF
V
OFFSET
V
GAIN
V
PEAK
V
OUT
V
IN+
V
IN–
AD8128
HPF
HPF
LPF
05699-019
+
+
VS+ VS–
1µF 0.01µF
VS+
VS+
1µF 0.01µF
VS+
VS+
1µF 0.01µF
VS–
VS–
1µF 0.01µF
VS–
VS–
Figure 21. Cascaded AD8128 Configuration
CASCADED APPLICATIONS
To equalize distances longer than the specified 100 meters, the
AD8128 can be cascaded to provide equalization for longer
distances. When combining two AD8128 devices in series, it is
possible to link the control pins together and use them like a single
control pin for up to 200 meters of equalization.
In this configuration, it is important to note that some key
video specifications can be slightly degraded. By combining two
equalizers in series, specifications such as rise time and settling
time both increase while 3 dB bandwidth decreases slightly.
Also, integrated noise is increased because the second equalizer
adds gain. Subjective testing must be done to determine the
appropriate setting for the three control pins for optimum
equalization.
EXPOSED PAD (EP)
The 8-lead LFCSP has an exposed pad on the underside of the
body. To achieve the specified thermal resistance, it must have a
good thermal connection to one of the PCB planes. The
exposed pad must be soldered to a pad on top of the board
connected to an inner plane with several thermal vias. For the
AD8128, this pad must also be electrically connected to ground
to provide a ground reference to the device.
LAYOUT AND POWER SUPPLY DECOUPLING
CONSIDERATIONS
Standard high speed PCB layout practices must be adhered
to when designing with the AD8128. A solid ground plane is
recommended and good wideband power supply decoupling
networks must be placed as close as possible to the supply pins and
control pins. Small surface-mount ceramic capacitors are
recommended for these networks, and tantalum capacitors are
recommended for bulk supply decoupling.
EVALUATION BOARDS
There are two evaluation boards available for easy characterization
of the AD8128. A general-purpose evaluation board consisting of a
single AD8128, with an option of also using a dedicated receiver, is
available for simple characterization of the device. Additionally,
a KVM application specific evaluation board is available. This
evaluation board consists of six AD8128 devices to equalize
each of the RGB channels up to 200 meters, a 16-pin 26C32
comparator for sync-on-common-mode extract and a triple op
amp to provide additional gain if necessary.

AD8128ACPZ-R7

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Equalizers Cat-5 Rcvr w/ Adj Line Equal
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet